A new floorplanning algorithm for analog circuits
暂无分享，去创建一个
The authors present a floorplanning algorithm based on a standard cell approach for analog circuits. The algorithm was developed to address a special analog requirements. Examples of filters and a high-voltage analog circuit are given, and the results look quite promising. Further research on the physical assembly includes the development of routing algorithms for sensitive analog signals
[1] R. M. Mattheyses,et al. A Linear-Time Heuristic for Improving Network Partitions , 1982, 19th Design Automation Conference.
[2] Janez Trontelj,et al. High-performance designs with CMOS analog standard cells , 1986 .
[3] M Bloom. Analog standard cells still more custom than semicustom , 1986 .
[4] E. Berkcan,et al. From analog design description to layout: a new approach to analog silicon compilation , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.