Toward a Methodology for Unified Verification of Hardware / Software Co-designs
暂无分享,去创建一个
[1] Ludovic Apvrille,et al. SysML-sec: A sysML environment for the design and development of secure embedded systems , 2013 .
[2] Edmund M. Clarke,et al. Design and Synthesis of Synchronization Skeletons Using Branching-Time Temporal Logic , 1981, Logic of Programs.
[3] Sylvain Guilley,et al. HCODE: Hardware-Enhanced Real-Time CFI , 2014, PPREW-4.
[4] Daniel Kroening,et al. Formal verification of SystemC by automatic hardware/software partitioning , 2005, Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2005. MEMOCODE '05..
[5] Magnus O. Myreen,et al. A Trustworthy Monadic Formalization of the ARMv7 Instruction Set Architecture , 2010, ITP.
[6] Thomas Dullien,et al. REIL: A platform-independent intermediate representation of disassembled code for static code analysis , 2009 .
[7] Frank Piessens,et al. Sancus: Low-cost Trustworthy Extensible Networked Devices with a Zero-software Trusted Computing Base , 2013, USENIX Security Symposium.
[8] Kunle Olukotun,et al. A case of system-level hardware/software co-design and co-verification of a commodity multi-processor system with custom hardware , 2012, CODES+ISSS '12.
[9] James C. King,et al. Symbolic execution and program testing , 1976, CACM.
[10] Somesh Jha,et al. FIE on Firmware: Finding Vulnerabilities in Embedded Systems Using Symbolic Execution , 2013, USENIX Security Symposium.
[11] Danny Dolev,et al. On the security of public key protocols , 1981, 22nd Annual Symposium on Foundations of Computer Science (sfcs 1981).
[12] Pramod Subramanyan,et al. Formal verification of taint-propagation security properties in a commercial SoC design , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[13] Joseph Sifakis,et al. Specification and verification of concurrent systems in CESAR , 1982, Symposium on Programming.
[14] Lori A. Clarke,et al. A System to Generate Test Data and Symbolically Execute Programs , 1976, IEEE Transactions on Software Engineering.
[15] Bruno Blanchet,et al. An efficient cryptographic protocol verifier based on prolog rules , 2001, Proceedings. 14th IEEE Computer Security Foundations Workshop, 2001..
[16] Ahmad-Reza Sadeghi,et al. HAFIX: Hardware-Assisted Flow Integrity eXtension , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).
[17] David Brumley,et al. BAP: A Binary Analysis Platform , 2011, CAV.
[18] Vijay Varadharajan,et al. TrustLite: a security architecture for tiny embedded devices , 2014, EuroSys '14.
[19] Bruno Blanchet,et al. Reconstruction of attacks against cryptographic protocols , 2005, 18th IEEE Computer Security Foundations Workshop (CSFW'05).
[20] Edmund M. Clarke,et al. Counterexample-guided abstraction refinement , 2003, 10th International Symposium on Temporal Representation and Reasoning, 2003 and Fourth International Conference on Temporal Logic. Proceedings..
[21] Karim Eldefrawy. SMART: Secure and Minimal Architecture for (Establishing a Dynamic) Root of Trust , 2012, NDSS 2012.
[22] Armin Biere,et al. Symbolic Model Checking without BDDs , 1999, TACAS.