WLAN Specific IoT Enable Power Efficient RAM Design on 40nm FPGA

Increasing the speed of computer is one of the important aspects of the Random Access Memory (RAM) and for better and fast processing it should be efficient. In this work, the main focus is to design energy efficient RAM and it also can be accessed through internet. A 128-bit IPv6 address is added to the RAM in order to control it via internet. Four different types of Low Voltage CMOS (LCVMOS) IO standards are used to make it low power under five different WLAN frequencies is taken. At WLAN frequency 2.4GHz, there is maximum power reduction of 85% is achieved when LVCMOS12 is taken in place of LVCMOS25. This design is implemented using Virtex-6 FPGA, Device xc6vlx75t and Package FF484

[1]  Elif Bilge Kavun,et al.  RAM-Based Ultra-Lightweight FPGA Implementation of PRESENT , 2011, 2011 International Conference on Reconfigurable Computing and FPGAs.

[2]  Chi-Jeng Chang,et al.  8-bit AES FPGA Implementation using Block RAM , 2007, IECON 2007 - 33rd Annual Conference of the IEEE Industrial Electronics Society.

[3]  Weiping Zhang,et al.  The implementation of computer Bus-RAM based on FPGA , 2011, 2011 2nd International Conference on Artificial Intelligence, Management Science and Electronic Commerce (AIMSEC).

[4]  Tanesh Kumar,et al.  LVCMOS I/O standard and drive strength based energy efficient design on ultra scale FPGA , 2013, 2013 International Conference on Green Computing, Communication and Conservation of Energy (ICGCE).

[5]  Tanesh Kumar,et al.  Digitally controlled impedance based green design on ultra scale FPGA , 2013, 2013 International Conference on Green Computing, Communication and Conservation of Energy (ICGCE).

[6]  Tanesh Kumar,et al.  I/O standard based thermal/energy efficient green communication for Wi-Fi protected access on FPGA , 2014, 2014 6th International Congress on Ultra Modern Telecommunications and Control Systems and Workshops (ICUMT).

[7]  Zheng Chang,et al.  IEEE 802.11ac: Enhancements for very high throughput WLANs , 2011, 2011 IEEE 22nd International Symposium on Personal, Indoor and Mobile Radio Communications.

[8]  Yervant Zorian,et al.  Test of RAM-based FPGA: methodology and application to the interconnect , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[9]  Mingjie Lin,et al.  Boosting Memory Performance of Many-Core FPGA Device through Dynamic Precedence Graph , 2013, 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines.

[10]  Shiao-Li Tsao,et al.  A survey of energy efficient MAC protocols for IEEE 802.11 WLAN , 2011, Comput. Commun..

[11]  Michalis D. Galanis,et al.  A RAM-based FPGA implementation of the 64-bit MISTY1 block cipher , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[12]  Tanesh Kumar,et al.  Thermal Mechanics Based Energy Efficient FIR Filter for Digital Signal Processing , 2014 .

[13]  David Wetherall,et al.  Predictable 802.11 packet delivery from wireless channel measurements , 2010, SIGCOMM '10.

[14]  E. Belhaire,et al.  Integration of Spin-RAM technology in FPGA circuits , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.

[15]  Tanesh Kumar,et al.  Mobile DDR IO Standard Based High Performance Energy Efficient Portable ALU Design on FPGA , 2014, Wirel. Pers. Commun..

[16]  B. Pandey,et al.  Simulation of HSTL I/O standard based energy efficient frame buffer for digital image processor , 2014, 2014 International Conference on Robotics and Emerging Allied Technologies in Engineering (iCREATE).

[17]  Swarup Bhunia,et al.  Hybrid CMOS-STTRAM non-volatile FPGA: Design challenges and optimization approaches , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.