Practical considerations for high throughput wafer level tests of silicon-photonics integrated devices