A Study on Column-Parallel ADCs Using DMOS Capacitors for CMOS Image Sensors

Several integrated capacitors can be used in analog-to-digital converters (ADCs) for complementary-metal-oxide-semiconductor (CMOS) image sensors, including metal-insulator-metal (MIM), metal-oxide-metal (MOM) and metal-oxide-semiconductor (MOS) capacitors. Among those capacitors, MOS capacitors have the highest capacitance density per unit area but a large voltage dependency, which will cause the non-linearity of ADCs. Recently, several types of ADCs are employed for column-parallel ADCs, including a single-slope (SS), sigma-delta (ΔΣ), successive approximation (SAR) ADC, cyclic ADC and folding-integration/cyclic (FI-Cyclic) ADCs. A Cyclic ADC is well known for its ability to achieve medium resolution while requiring a small silicon area and implementing a reasonable conversion rate of one conversion cycle per bit of resolution. Compared with other ADCs, the cyclic ADC has superiority in overcoming the difficulty of compatibility between ADC speed and bit resolution, while maintaining low-noise and HDR. On the basis of inheriting the advantage of cyclic ADC, FI-Cyclic ADC has better performance on low noise, high grayscale resolution and resulting high dynamic range.

[1]  Eric R. Fossum,et al.  128 x 128 CMOS photodiode-type active pixel sensor with on-chip timing, control, and signal chain electronics , 1995, Electronic Imaging.

[2]  S. R. Morrison.  A new type of photosensitive junction device , 1963 .

[3]  I. Galton,et al.  A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC , 2004, IEEE Journal of Solid-State Circuits.

[4]  Yun Chiu,et al.  Inherently linear capacitor error-averaging techniques for pipelined A/D conversion , 2000 .

[5]  B. Murmann,et al.  A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[6]  Johan H. Huijsing,et al.  Operational Amplifiers - Theory and Design , 2000 .

[7]  S. Kawahito,et al.  A 12-bit Folding-Integration/Cyclic ADC using DMOS capacitors for CMOS image sensors(Poster session,2nd Asian Image Sensors and Imaging Systems Symposium) , 2014 .

[8]  朴 鍾皓,et al.  A study on dynamic range extension methods and high resolution column parallel cyclic ADCs for CMOS image sensors , 2007 .

[9]  P. W. Fry,et al.  Fixed-pattern noise in photomatrices , 1970 .

[10]  Shoji Kawahito,et al.  A CMOS Image Sensor Integrating Column-Parallel Cyclic ADCs with On-Chip Digital Error Correction Circuits , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[11]  Chih-Cheng Hsieh,et al.  Novel Single-Slope ADC Design for Full Well Capacity Expansion of CMOS Image Sensor , 2013, IEEE Sensors Journal.

[12]  P.J. Hurst,et al.  A 12 b digital-background-calibrated algorithmic ADC with -90 dB THD , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[13]  Bang-Sup Song,et al.  A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter , 1988 .

[14]  Gabor C. Temes,et al.  MOSFET-only switched-capacitor circuits in digital CMOS technology , 1999 .

[15]  R. Pierret,et al.  Advanced semiconductor fundamentals , 1987 .

[16]  P. R. Gray,et al.  Reference refreshing cyclic analog-to-digital and digital-to-analog converters , 1986 .

[17]  H. Onodera,et al.  A cyclic A/D converter that does not require ratio-matched components , 1987, 1987 Symposium on VLSI Circuits.

[18]  A. Suzuki,et al.  High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[19]  R. Castello,et al.  A ratio-independent algorithmic analog-to-digital conversion technique , 1984, IEEE Journal of Solid-State Circuits.

[20]  S. Sze.  Semiconductor Devices: Physics and Technology , 1985 .

[21]  T. Arakawa,et al.  A 60 mW 10 b CMOS image sensor with column-to-column FPN reduction , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[22]  M. Furuta,et al.  A 3500fps High-Speed CMOS Image Sensor with 12b Column-Parallel Cyclic A/D Converters , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[23]  Richard Ulrich,et al.  Integrated passive component technology , 2003 .

[24]  E. H. Nicollian,et al.  Mos (Metal Oxide Semiconductor) Physics and Technology , 1982 .

[25]  A. Krymski,et al.  CMOS Image Sensor with integrated 4Gb/s Camera Link Transmitter , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[26]  Woodward Yang,et al.  An integrated 800/spl times/600 CMOS imaging system , 1999 .

[27]  Junichi Nakamura,et al.  Image Sensors and Signal Processing for Digital Still Cameras , 2005 .

[28]  Shoji Kawahito,et al.  A Low-Noise High Intrascene Dynamic Range CMOS Image Sensor With a 13 to 19b Variable-Resolution Column-Parallel Folding-Integration/Cyclic ADC , 2012, IEEE Journal of Solid-State Circuits.

[29]  Paul R. Gray,et al.  A pipelined 13-bit 250-ks/s 5-V analog-to-digital converter , 1988 .

[30]  Zhiheng Wei,et al.  Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors , 2014, IEICE Electron. Express.

[31]  Chung-Yu Wu,et al.  A CMOS ratio-independent and gain-insensitive algorithmic analog-to-digital converter , 1996 .

[32]  徐 成昊.  A study on low noise wide dynamic range CMOS image sensors using low noise high gain readout circuits , 2011 .

[33]  Hae-Seung Lee.  A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC , 1994 .

[34]  Shoji Kawahito,et al.  A Low-Noise High-Dynamic-Range 17-b 1.3-Megapixel 30-fps CMOS Image Sensor With Column-Parallel Two-Stage Folding-Integration/Cyclic ADC , 2012, IEEE Transactions on Electron Devices.

[35]  S. Kawahito,et al.  Noise analysis of high-gain, low-noise column readout circuits for CMOS image sensors , 2004, IEEE Transactions on Electron Devices.

[36]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[37]  Paul R. Gray,et al.  A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOS , 1991 .

[38]  Hung-Chih Liu,et al.  A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration , 2005 .

[39]  P.G.A. Jespers,et al.  A CMOS 13-b cyclic RSD A/D converter , 1992, IEEE Journal of Solid-State Circuits.

[40]  B. Mansoorian,et al.  A high speed, 500 frames/s, 1024/spl times/1024 CMOS active pixel sensor , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[41]  Robert F. Pierret,et al.  Semiconductor device fundamentals , 1996 .

[42]  K. Nair,et al.  A 96 dB SFDR 50 MS/s digitally enhanced CMOS pipeline A/D converter , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[43]  Eric R. Fossum,et al.  CMOS image sensors: electronic camera-on-a-chip , 1997 .

[44]  George Elwood Smith.  The invention of the CCD , 2001 .

[45]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[46]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[47]  Sameer Sonkusale,et al.  True background calibration technique for pipelined ADC , 2000 .

[48]  Shoji Kawahito,et al.  A digital calibration technique for cyclic ADCs using MOS capacitors , 2013, 2013 IEEE International Instrumentation and Measurement Technology Conference (I2MTC).

[49]  K. Isobe,et al.  A High-Speed Low-Noise CMOS Image Sensor With 13-b Column-Parallel Single-Ended Cyclic ADCs , 2009, IEEE Transactions on Electron Devices.

[50]  Reza Lotfi,et al.  A 1.8V, 10-bit, 40MS/s MOSFET-only pipeline analog-to-digital converter , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[51]  Zheng Liu,et al.  A 0.1e- vertical FPN 4.7e- read noise 71dB DR CMOS image sensor with 13b column-parallel single-ended cyclic ADCs , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[52]  Minho Kwon,et al.  A 240-frames/s 2.1-Mpixel CMOS Image Sensor With Column-Shared Cyclic ADCs , 2011, IEEE Journal of Solid-State Circuits.

[53]  O. S. Nakagawa,et al.  Benchmark methodology of interconnect capacitance simulation using inter-digitated capacitors , 1998, ICMTS 1998. Proceedings of 1998 International Conference on Microelectronic Test Structures (Cat. No.98CH36157).

[54]  徐 珉雄.  A study on low-noise high dynamic range high resolution CMOS image sensors with folding-integration/cyclic ADCs , 2012 .

[55]  P.J. Hurst,et al.  A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration , 2004, IEEE Journal of Solid-State Circuits.

[56]  Mikhail Popovich,et al.  High Performance Power Distribution Networks with On-Chip Decoupling Capacitors for Nanoscale Integrated Circuits , 2007 .

[57]  Minho Kwon,et al.  A 2.1 M Pixels, 120 Frame/s CMOS Image Sensor With Column-Parallel $\Delta \Sigma$ ADC Architecture , 2011, IEEE Journal of Solid-State Circuits.

[58]  M. Furuta,et al.  A High-Speed, High-Sensitivity Digital CMOS Image Sensor With a Global Shutter and 12-bit Column-Parallel Cyclic A/D Converters , 2007, IEEE Journal of Solid-State Circuits.

[59]  S. H. Lewis,et al.  An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration , 2001 .

[60]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[61]  Shoji Kawahito,et al.  Column-Parallel Correlated Multiple Sampling Circuits for CMOS Image Sensors and Their Noise Reduction Effects , 2010, Sensors.

[62]  S. Kawahito,et al.  A wide dynamic range CMOS image sensor with multiple exposure-time signal outputs and 12-bit column-parallel cyclic A/D converters , 2005, IEEE Journal of Solid-State Circuits.

[63]  Jong Ho Park.  A Sudy on Dynamic Range Extension Methods and High Resolution Column Parallel Cyclic ADCs for CMOS Image Sensors. , 2008 .