Iterative design method for video processors based on an architecture design language and its application to ELA deinterlacing
暂无分享,去创建一个
[1] Rainer Leupers,et al. Architecture exploration for embedded processors with LISA , 2002 .
[2] C. T. Johnston. Implementing Image Processing Algorithms on FPGAs , 2005 .
[3] Rainer Leupers,et al. Retargetable compilers and architecture exploration for embedded processors , 2005 .
[4] Y. Savaria,et al. Real Time ELA De-Interlacing with the Xtensa Reconfigurable Processor , 2006, 2006 IEEE North-East Workshop on Circuits and Systems.
[5] Gerard de Haan,et al. Application specific instruction-set processor template for motion estimation in video applications , 2005, IEEE Transactions on Circuits and Systems for Video Technology.
[6] Yvon Savaria,et al. Design exploration with an application-specific instruction-set processor for ELA deinterlacing , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[7] Luca Fanucci,et al. Application-Specific Instruction-Set Processor for Retinex-Like Image and Video Processing , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[8] Rainer Leupers,et al. From Prêt-á Porter to Tailor-Made , 2007 .
[9] Heinrich Meyr,et al. A novel methodology for the design of application-specificinstruction-set processors (ASIPs) using a machine description language , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Liesbet Van der Perre,et al. Subword-Parallel VLIW Architecture Exploration for Multimode Software Defined Radio , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.
[11] Ricardo E. Gonzalez,et al. Xtensa: A Configurable and Extensible Processor , 2000, IEEE Micro.
[12] Erwin B. Bellers,et al. Deinterlacing-an overview , 1998, Proc. IEEE.