Design of a single layer programmable Structured ASIC library

A Structured Application-specific Integrated Circuit (SASIC) is a programmable fabric in which a small set of masks are customized for a particular application, serving to reduce the associated non-recurring engineering cost (NRE). In this paper we describe the implementation of a SASIC logic cell which is programmable via a single metal layer. A SASIC fabric prototype is fabricated and all implemented functions are verified on silicon. Experimental measurement verifies correct operation of our SASIC with a clock frequency of over 250MHz.

[1]  Sunil P. Khatri,et al.  A metal and via maskset programmable VLSI design methodology using PLAs , 2004, ICCAD 2004.

[2]  Behrooz Zahiri.  Structured ASICs: opportunities and challenges , 2003, Proceedings 21st International Conference on Computer Design.

[3]  Rung-Bin Lin,et al.  Standard Cell Like Via-Configurable Logic Block for Structured ASICs , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[4]  Andrzej J. Strojwas,et al.  Exploring regular fabrics to optimize the performance-cost trade-off , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[5]  Lawrence T. Pileggi,et al.  An architectural exploration of via patterned gate arrays , 2003, ISPD '03.

[6]  Yu-Wen Tsai,et al.  Structured ASIC, evolution or revolution? , 2004, ISPD '04.

[7]  Malgorzata Marek-Sadowska,et al.  Designing via-configurable logic blocks for regular fabric , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Oliver Chiu-sing Choy,et al.  A comparison of via-programmable gate array logic cell circuits , 2009, FPGA '09.

[9]  N. Maeda,et al.  Design methodology and tools for NEC electronics' structured ASIC ISSP , 2004, ISPD '04.