This paper presents a knowledge-based system for ASIC prototyping on FPGAs. ASIC prototyping is known to be a difficult task. The rapid increase of densities and speeds of FPGAs, as well as sophisticated architectural features require changes in prototyping methodologies. FPGA prototypes should often work at real speeds. Obtaining efficient implementations demands reach design experience and perfect knowledge of the FPGA technology. The interest is in accumulating knowledges and reusing parts of previous designs. The idea was to facilitate prototyping by creating the knowledge-based system which stores the designer skills in form of technology-dependent design rules and reuse blocks.
[1]
Gunther Lehmann,et al.
A VHDL reuse workbench
,
1996,
Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.
[2]
Gabriele Saucier,et al.
A hierarchy-driven FPGA partitioning method
,
1997,
DAC.
[3]
Nikil D. Dutt,et al.
Design reuse through high-level library mapping
,
1995,
Proceedings the European Design and Test Conference. ED&TC 1995.
[4]
Emil F. Girczyc,et al.
Increasing Design Quality and Engineering Productivity through Design Reuse
,
1993,
30th ACM/IEEE Design Automation Conference.