Accurate performance prediction of multi-GHz CML with data run-length variations

Accurate prediction of multi-GHz CML dependency on data run-time variation requires precise device models at those frequencies. Inconsistencies caused in the CML by run-time variations of the input data are clearly demonstrated. Further, an accurate RF MOSFET model that can be dynamically changed to adapt to the input data stream variations is implemented. This model is used to simulate a CML buffer, where symmetrical and asymmetrical variations in the data stream run-length are considered. The simulation results show that the data run-length variations can degrade the buffer output by as much as 40%.

[1]  Steve Howard,et al.  Effects of technology and dimensional scaling on input loss prediction of RF MOSFETs , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[2]  Payam Heydari,et al.  Design of ultrahigh-speed low-voltage CMOS CML buffers and latches , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Michael M. Green,et al.  A fully integrated SONET OC-48 transceiver in standard CMOS , 2001, IEEE J. Solid State Circuits.

[4]  S. Decoutere,et al.  Impact of technology scaling on the input and output features of RF-MOSFETs: effects and modeling , 2003, ESSDERC '03. 33rd Conference on European Solid-State Device Research, 2003..

[5]  Kartikeya Mayaram,et al.  Comments on "A small-signal MOSFET model for radio frequency IC applications" , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Karim Abdelhalim,et al.  Adaptable MOS current mode logic for use in a multi-band RF prescaler , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[7]  K. F. Lee,et al.  Impact of distributed gate resistance on the performance of MOS devices , 1994 .

[8]  Jan M. Rabaey,et al.  MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[9]  H.S. Muthali,et al.  A CMOS 10Gb/s SONET transceiver , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[10]  H.S. Muthali,et al.  A CMOS 10-gb/s SONET transceiver , 2004, IEEE Journal of Solid-State Circuits.

[11]  Hui Wang,et al.  Low-power fully integrated 10-Gb/s SONET/SDH transceiver in 0.13-μm CMOS , 2003, IEEE J. Solid State Circuits.

[12]  Mohamed I. Elmasry,et al.  Design and optimization of MOS current mode logic for parameter variations , 2004, GLSVLSI '04.