Congestion-oriented approach in placement for analog and mixed-signal circuits
暂无分享,去创建一个
[1] Shigetoshi Nakatake. Structured Placement with Topological Regularity Evaluation , 2007, 2007 Asia and South Pacific Design Automation Conference.
[2] Evangeline F. Y. Young,et al. Analog placement with common centroid and 1-D symmetry constraints , 2009, 2009 Asia and South Pacific Design Automation Conference.
[3] Evangeline F. Y. Young,et al. Practical placement and routing techniques for analog circuit designs , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[4] Evangeline F. Y. Young,et al. Simultaneous Handling of Symmetry, Common Centroid, and General Placement Constraints , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] John Lillis,et al. A Method for improved final placement employing branch-and-bound with hierarchical placement encoding and tightened bounds , 2009, 2009 1st Asia Symposium on Quality Electronic Design.
[6] Yao-Wen Chang,et al. Analog Placement Based on Symmetry-Island Formulation , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] Takao Ito,et al. Regularity-oriented analog placement with diffusion sharing and well island generation , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).
[8] Florin Balasa,et al. Symmetry within the sequence-pair representation in the context ofplacement for analog design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Yao-Wen Chang,et al. Heterogeneous B∗-trees for analog placement with symmetry and regularity considerations , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[10] Juinn-Dar Huang,et al. Throughput-driven hierarchical placement for two-dimensional regular multicycle communication architecture , 2010, 2nd Asia Symposium on Quality Electronic Design (ASQED).
[11] Shankar Krishnamoorthy,et al. Estimating routing congestion using probabilistic analysis , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] Shyh-Chang Lin,et al. Analog Placement Based on Novel Symmetry-Island Formulation , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[13] Evangeline F. Y. Young,et al. Placement constraints in floorplan design , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[14] Yue Xu,et al. FastRoute 4.0: Global router with efficient via minimization , 2009, 2009 Asia and South Pacific Design Automation Conference.
[15] Jai-Ming Lin,et al. Routability-driven placement algorithm for analog integrated circuits , 2012, ISPD '12.