An analysis of stress evolution in stacked GAA transistors

We used Finite Element Method to evaluate the stress evolution along a FEOL integration in Gate-All-Around transistors of stacked channels configuration. Hypothesis are done about the materials behavior and dimensions for 5 nm node to evaluate the upper and lower stress limits due to source and drain stressor effect. For the most probable configuration, slightly tensile Si channels are obtained either for pMOS and nMOS. Alternative solutions for stressing the channel in NS configuration would be essential.

[1]  Phil Oldiges,et al.  Performance trade-offs in FinFET and gate-all-around device architectures for 7nm-node and beyond , 2015, 2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S).

[2]  O. Rozeau,et al.  Opportunities and challenges of nanowire-based CMOS technologies , 2015, 2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S).

[3]  N. Loubet,et al.  Si nanowire CMOS fabricated with minimal deviation from RMG FinFET technology showing record performance , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).