Exploring error-tolerant low-power multiple-output read scheme for memristor-based memory arrays
暂无分享,去创建一个
Dhiraj K. Pradhan | Jimson Mathew | Abusaleh M. Jabir | Adedotun Adeyemo | J. Mathew | D. Pradhan | A. Jabir | Adedotun Adeyemo
[1] T.G. Noll,et al. Fundamental analysis of resistive nano-crossbars for the use in hybrid Nano/CMOS-memory , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.
[2] Richard W. Hamming,et al. Error detecting and error correcting codes , 1950 .
[3] Tuo-Hung Hou,et al. Dependence of Read Margin on Pull-Up Schemes in High-Density One Selector–One Resistor Crossbar Array , 2013, IEEE Transactions on Electron Devices.
[4] P. Vontobel,et al. Writing to and reading from a nano-scale crossbar memory based on memristors , 2009, Nanotechnology.
[5] Cong Xu,et al. Design implications of memristor-based RRAM cross-point structures , 2011, 2011 Design, Automation & Test in Europe.
[6] Yang Xiao,et al. Low power memristor-based ReRAM design with Error Correcting Code , 2012, 17th Asia and South Pacific Design Automation Conference.
[7] Uri C. Weiser,et al. TEAM: ThrEshold Adaptive Memristor Model , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[8] Rainer Waser,et al. Complementary resistive switches for passive nanocrossbar memories. , 2010, Nature materials.
[9] L. Chua. Memristor-The missing circuit element , 1971 .
[10] Kyeong-Sik Min,et al. Two-Step Write Scheme for Reducing Sneak-Path Leakage in Complementary Memristor Array , 2012, IEEE Transactions on Nanotechnology.