Power gating technique for reducing leakage power in digital asynchronous GasP circuits

There are multiple methods to reduce power consumption of digital circuits one of them is power gating. This paper introduces a new Power Gating technique for the GasP family of asynchronous circuits to achieve power savings. Large amount of power utilization in digital circuits is due to leakage current, as sub threshold conduction, junction leakage, and tunneling leakage through gate oxide. As per result from experiment, it is found that power gating is the most effective method to reduce sub threshold leakage. In power, gating there is a PMOS, a NMOS transistor is used to provide virtual power supply to block which is known as Virtual VDD and Virtual GND. NMOS, and PMOS transistor is known as sleep transistors. The power control logic turns on the power in anticipation of the receiving signal. The power control logic turns off the power when the circuit block is idle because either it is empty or pipeline is obstructed. GasP circuit make possible power gating is used in each stage. A latch is used in this article for storing the data coming from previous stage. This latch is power efficient because it drives only when necessary. It preserve its output and permits power gating.

[1]  Kwen-Siong Chong,et al.  Fine-grained power gating for leakage and short-circuit power reduction by using asynchronous-logic , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[2]  V.G. Oklobdzija,et al.  Improved sense-amplifier-based flip-flop: design and measurements , 2000, IEEE Journal of Solid-State Circuits.

[3]  Abba K Amarender Akhila.  Improved Power Gating Technique for Leakage Power Reduction , 2014 .

[4]  Pradip Bose,et al.  Microarchitectural techniques for power gating of execution units , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[5]  Mohamed I. Elmasry,et al.  A Comparative Study Between Static and Dynamic Sleep Signal Generation Techniques for Leakage Tolerant Designs , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[7]  Atsushi Matsumoto,et al.  Adjacent-State monitoring based fine-grained power-gating scheme for a low-power asynchronous pipelined system , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[8]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[9]  Ran Ginosar,et al.  Relative timing , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[10]  Shih-Chieh Chang,et al.  Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[11]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[12]  Maitham Shams,et al.  Design of high-performance power-aware asynchronous pipelined circuits in MOS current-mode logic , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.

[13]  Ivan E. Sutherland,et al.  GasP: a minimal FIFO control , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.

[14]  Marly Roncken,et al.  Long-Range GasP with Charge Relaxation , 2010, 2010 IEEE Symposium on Asynchronous Circuits and Systems.

[15]  P.A. Beerel,et al.  High performance asynchronous design using single-track full-buffer standard cells , 2006, IEEE Journal of Solid-State Circuits.

[16]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[17]  I. Sutherland,et al.  Logical Effort: Designing Fast CMOS Circuits , 1999 .

[18]  Jo C. Ebergen.  Squaring the FIFO in GasP , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.

[19]  K. Shi,et al.  Sleep Transistor Design and Implementation - Simple Concepts Yet Challenges To Be Optimum , 2006, 2006 International Symposium on VLSI Design, Automation and Test.