Implementation of video codec with programmable parallel DSP
暂无分享,去创建一个
[1] Corporate Inmos Limited. Transputer Reference Manual , 1988 .
[2] William K. Pratt,et al. Scene Adaptive Coder , 1984, IEEE Trans. Commun..
[3] Kevin P. McAuliffe,et al. The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture , 1985, ICPP.
[4] K. Ramachandran,et al. A 30 MHz programmable CMOS video FIR filter and correlator , 1988, 1988., IEEE International Symposium on Circuits and Systems.
[5] H.J. Mattausch,et al. Video chip set for data rate compression by filtering and DPCM coding , 1988, 1988., IEEE International Symposium on Circuits and Systems.
[6] Sadayasu Ono,et al. Architecture and performance of a multicomputer type digital signal processing system 'NOVI' , 1988, ICASSP-88., International Conference on Acoustics, Speech, and Signal Processing.
[7] Francis Jutand,et al. A one chip VLSI for real time two-dimensional discrete cosine transform , 1988, 1988., IEEE International Symposium on Circuits and Systems.
[8] B. Lee. A new algorithm to compute the discrete cosine Transform , 1984 .
[9] P. Wiley. A parallel architecture comes of age at lastl hypercube machines reach the market on the promise of executing billions of operations a second to solve difficult simulation problems , 1987, IEEE Spectrum.
[10] Inmos Limited,et al. Occam Programming Manual , 1984 .
[11] Hiroshi Deguchi,et al. A parallel processing scheme for tree-structured image generation system , 1988, 1988., IEEE International Symposium on Circuits and Systems.
[12] N. Ohta,et al. A load balancing technique for video signal processing on a multicomputer type DSP , 1988, ICASSP-88., International Conference on Acoustics, Speech, and Signal Processing.