Reconfiguration requirements for high speed wireless communication systems

This paper focuses on the reconfiguration requirements of hardware platforms for high speed wireless communication systems. Due to the underlying trade-off between flexibility and efficiency, many reconfigurable hardware solutions and FPGA implementations are prone to significant energy and performance penalties in comparison to application specific hardware designs. These penalties can only be alleviated by designing reconfigurable architectures for selected applications fields, since each application field has only a limited set of flexibility requirements. In this paper the analysis is conducted for emerging wireless communication standards based on the OFDM (Orthogonal Frequency Division Multiplexing) or CDMA (Code Division Multiple Access) transmission technique. The requirements for the physical and the medium access layers are analyzed separately. Focus is also set on different market segments.

[1]  Peter Jung,et al.  The evolution of hardware platforms for mobile 'software defined radio' terminals , 2002, The 13th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications.

[2]  André DeHon,et al.  Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization) , 1999, FPGA '99.

[3]  J. Nurmi,et al.  Flexible implementation of a WCDMA Rake receiver , 2002, IEEE Workshop on Signal Processing Systems.

[4]  Theodore Antonakopoulos,et al.  Optimised reconfigurable MAC processor architecture , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[5]  Jürgen Becker,et al.  A Parallel Dynamically Reconfigurable Architecture Designed for Flexible Application-Tailored Hardware/Software Systems in Future Mobile Communication , 2004, The Journal of Supercomputing.

[6]  Jürgen Becker,et al.  Design and implementation of a coarse-grained dynamically reconfigurable hardware architecture , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.

[7]  Eric A. Kusse.  Analysis and Circuit Design for Low Power Programmable Logic Modules , 2001 .

[8]  Fadi J. Kurdahi,et al.  Design and Implementation of the MorphoSys Reconfigurable Computing Processor , 2000, J. VLSI Signal Process..

[9]  Lionel Torres,et al.  The Systolic Ring: A Dynamically Reconfigurable Architecture for Embedded Systems , 2001, FPL.

[10]  John Wawrzynek,et al.  Reconfigurable Computing: What, Why, Design Automation Requirements , 1999, Design Automation Conference.

[11]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[12]  Manfred Glesner,et al.  Exploring the Capabilities of Reconfigurable Hardware for OFDM-based WLANs , 2003, VLSI-SOC.

[13]  Viktor K. Prasanna,et al.  Reconfigurable computing systems , 2002 .