A family of low-power truly modular programmable dividers in standard 0.35-/spl mu/m CMOS technology

A truly modular and power-scalable architecture for low-power programmable frequency dividers is presented. The architecture was used in the realization of a family of low-power fully programmable divider circuits, which consists of a 17-bit UHF divider, an 18-bit L-band divider, and a 12-bit reference divider. Key circuits of the architecture are 2/3 divider cells, which share the same logic and the same circuit implementation. The current consumption of each cell can be determined with a simple power optimization procedure. The implementation of the 2/3 divider cells is presented, the power optimization procedure is described, and the input amplifiers are briefly discussed. The circuits were processed in a standard 0.35 /spl mu/m bulk CMOS technology, and work with a nominal supply voltage of 2.2 V. The power efficiency of the UHF divider is 0.77 GHz/mW, and of the L-band divider, 0.57 GHz/mW. The measured input sensitivity is >10 mV rms for the UHF divider, and >20 mV rms for the L-band divider.

[1]  Jan Craninckx,et al.  A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-/spl mu/m CMOS , 1996 .

[2]  N. Tracht,et al.  A sub-1 mA 1.5 GHz silicon bipolar dual modulus prescaler , 1993, 1993 Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting.

[3]  M. del Mar Hershenson,et al.  Low-power dividerless frequency synthesis using aperture phase detection , 1998 .

[4]  C.S. Vaucher,et al.  An adaptive PLL tuning system architecture combining high spectral purity and fast settling time , 2000, IEEE Journal of Solid-State Circuits.

[5]  Zhenhua Wang,et al.  A low–power truly–modular 1.8GHz programmable divider in standard CMOS technology , 1999, Proceedings of the 25th European Solid-State Circuits Conference.

[6]  Qiuting Huang,et al.  GSM transceiver front-end circuits in 0.25-/spl mu/m CMOS , 1999 .

[7]  Yuichi Kado,et al.  An ultralow power CMOS/SIMOX programmable counter LSI , 1997 .

[8]  M. Steyaert,et al.  A fully integrated CMOS DCS-1800 frequency synthesizer , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[9]  P. Larsson.  High-speed architecture for a programmable frequency divider and a dual-modulus prescaler , 1996 .

[10]  D. Kasperkovitz,et al.  A wide band tuning system for fully integrated satellite receivers , 1998, Proceedings of the 23rd European Solid-State Circuits Conference.

[11]  Masayuki Mizuno,et al.  A GHz MOS adaptive pipeline technique using MOS current-mode logic , 1996, IEEE J. Solid State Circuits.

[12]  R. B. Nubling,et al.  A high-speed multimodulus HBT prescaler for frequency synthesizer applications , 1991 .

[13]  Francesco Piazza,et al.  GSM Transceiver Front-End Circuits in 0.25 μm CMOS , 1999 .

[14]  B. Razavi,et al.  A 900 MHz/1.8 GHz CMOS receiver for dual band applications , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[15]  N. Tracht,et al.  A sub-1 mA 1.5-GHz silicon bipolar dual modulus prescaler , 1993 .

[16]  W.A.M. Van Noije,et al.  A 1.6-GHz dual modulus prescaler using the extended true-single-phase-clock CMOS circuit technique (E-TSPC) , 1999, IEEE J. Solid State Circuits.

[17]  Qiuting Huang,et al.  A Low Power CMOS Dual Modulus Prescaler for Frequency Synthesizers , 1997 .