Capacitance Enhancement by Mesopore Formation for sub 100nm Deep Trench DRAM Technology
暂无分享,去创建一个
We have successfully applied the electro-chemical method of mesopore formation in deep trenches (DTs) to increase the surface of deep-trench capacitors for DRAMs. The length of the mesopores is controlled by the etching time and was up to 60 nm. Subsequently, the diameter of the mesopores, was increased to above 20 nm by an isotropic wet etch. By sufficient tuning of the arsenic doping concentration of the trench side-walls, the density of the mesopores was adjusted to 400/μm2. Thus, a surface area increase of the DTs of up to 150% was achieved.
[1] V. Parkhutik. Porous silicon—mechanisms of growth and applications , 1999 .
[2] V. Lehmann. The Physics of Macropore Formation in Low Doped n‐Type Silicon , 1993 .
[3] Volker Lehmann,et al. Porous silicon formation: A quantum wire effect , 1991 .
[4] R. Stengl,et al. On the morphology and the electrochemical formation mechanism of mesoporous silicon , 2000 .
[5] H. Reisinger,et al. A novel capacitor technology based on porous silicon , 1996 .