Battery Operated 16m Dram With Post Package Programmable And Variable Self Refresh

with wide operating voltage range of 1.8~ to 3.6~ for battery based portable applications. Low power during data retention is obtained with Vcc and temperature variable self refresh which is programmable after packaging using electrical fuses. High performance is achieved at low voltage with dual VPPs for well bias and on-chip high voltage power supply, dual threshold voltages for NMOS and voltage variable sensing control. The 16M has a measured RAS access time of 58ns at 1.8~ and 83°C. This paper describes a I6M DRAM

[1]  H. Kotani,et al.  Low power self refresh mode DRAM with temperature detecting circuit , 1993, Symposium 1993 on VLSI Circuits.

[2]  R. Izawa,et al.  A 1.5 V circuit technology for 64 Mb DRAMs , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[3]  Soo-In Cho,et al.  Variable V/sub CC/ design techniques for battery-operated DRAMs , 1993 .