A low-power and small-area all-digital delay-locked loop with closed-loop duty-cycle correction

In this paper, we propose a delay-locked loop (DLL) with a closed-loop duty-cycle correction (DCC) circuit. The proposed DCC circuit does not require additional blocks for DCC, and this enables it to have a significantly reduced power consumption and area. To increase DCC accuracy, we also propose a duty cycle keeping fine delay line. The proposed DLL is implemented using a 0.13 μm process with a supply voltage of 1.2 V. The active chip area is 0.02 mm2. The operating frequency range of the proposed DLL is from 400 MHz to 800 MHz. At all operating frequencies, the proposed DLL achieves an output duty-cycle error between -0.8% and 1.04% for an input duty cycle from 30% to 70% and the power consumption of the proposed DLL is 3.84 mW.

[1]  Nam-Seog Kim,et al.  Low voltage wide range DLL-based quad-phase core clock generator for high speed network SRAM application , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[2]  Jae-Yoon Sim,et al.  An All-Digital 90-Degree Phase-Shift DLL with Loop-Embedded DCC for 1.6Gbps DDR Interface , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[3]  Young-Hyun Jun,et al.  A DLL With Jitter Reduction Techniques and Quadrature Phase Generation for DRAM Interfaces , 2009, IEEE Journal of Solid-State Circuits.

[4]  Shen-Iuan Liu,et al.  An All-Digital Fast-Locking Programmable DLL-Based Clock Generator , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Seong-Ook Jung,et al.  Process variation tolerant all-digital multiphase DLL for DDR3 interface , 2010, IEEE Custom Integrated Circuits Conference 2010.

[6]  Shen-Iuan Liu,et al.  A 40–550 MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm , 2007, IEEE Journal of Solid-State Circuits.

[7]  Chulwoo Kim,et al.  A 7ps-Jitter 0.053mm2 Fast-Lock ADDLL with Wide-Range and High-Resolution All-Digital DCC , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  Uming Ko,et al.  A 28 nm 0.6 V Low Power DSP for Mobile Applications , 2012, IEEE Journal of Solid-State Circuits.

[9]  Changsik Yoo,et al.  Digital delay locked loop with open-loop digital duty cycle corrector for 1.2Gb/s/pin double data rate SDRAM , 2004, Proceedings of the 30th European Solid-State Circuits Conference.