Clock distribution networks of synchronized oscillators are an alternative approach to classical tree-like clock distribution methods. Each node of the network may consist of a phase-locked loop (PLL) trying to match the phase of its neighbors. Then a network of independent oscillators takes the place of the centralized clock source, providing separate clock signals to the physically distant parts of the system. In the discrete case, the digital filter is necessarily operated asynchronously: each operation is triggered by a rising edge of the locally-generated clock, the frequency and phase of which vary as the whole system tries to synchronize. The locking behavior, the synchronous state and the stability conditions of such a system are analyzed. Similarly, the synchronization of an autonomous network of two self-sampled PLLs is studied. Surprisingly, its analysis is much simpler than that of the single PLL.
[1]
Gang Feng,et al.
Stability analysis of piecewise discrete-time linear systems
,
2002,
IEEE Trans. Autom. Control..
[2]
Gill A. Pratt,et al.
Distributed Synchronous Clocking
,
1995,
IEEE Trans. Parallel Distributed Syst..
[3]
R. Flynn,et al.
Limit cycles in Digital Bang-Bang PLLs
,
2007,
2007 18th European Conference on Circuit Theory and Design.
[4]
A.P. Chandrakasan,et al.
Active GHz clock network using distributed PLLs
,
2000,
IEEE Journal of Solid-State Circuits.
[5]
Saleh R. Al-Araji,et al.
Digital Phase Lock Loops: Architectures and Applications
,
2006
.
[6]
Anders Rantzer,et al.
Computation of piecewise quadratic Lyapunov functions for hybrid systems
,
1997,
1997 European Control Conference (ECC).