Schematic array models for associative and non-associative memory circuits
暂无分享,去创建一个
[1] John P. Hayes,et al. Pseudo-Boolean Logic Circuits , 1986, IEEE Transactions on Computers.
[2] Wu-Tung Cheng,et al. Differential Fault Simulation - A Fast Method Using Minimal Memory , 1989, 26th ACM/IEEE Design Automation Conference.
[3] Randal E. Bryant,et al. Test Pattern Generation for Sequential MOS Circuits by Symbolic Fault Simulation , 1989, 26th ACM/IEEE Design Automation Conference.
[4] Neil Weste,et al. Principles of CMOS VLSI Design , 1985 .
[5] Soumitra Bose. Automated modeling of custom digital circuits for test , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[6] Randal E. Bryant. Extraction of gate level models from transistor circuits by four-valued symbolic analysis , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[7] Ernst G. Ulrich,et al. Concurrent simulation of nearly identical digital networks , 1974, Computer.
[8] Ad J. van de Goor,et al. An overview of deterministic functional RAM chip testing , 1990, CSUR.
[9] A. J. van de Goor,et al. Testing Semiconductor Memories: Theory and Practice , 1998 .
[10] Alfred V. Aho,et al. The Design and Analysis of Computer Algorithms , 1974 .
[11] Randal E. Bryant,et al. Formal hardware verification by symbolic ternary trajectory evaluation , 1991, 28th ACM/IEEE Design Automation Conference.
[12] Soumitra Bose,et al. Extraction of schematic array models for memory circuits , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[13] Randal E. Bryant,et al. Efficient Modeling of Memory Arrays in Symbolic Ternary Simulation , 1998, TACAS.
[14] Peter Wohl,et al. Using Verilog simulation libraries for ATPG , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[15] Randal E. Bryant,et al. Efficient Modeling of Memory Arrays in Symbolic Simulation , 1997, CAV.
[16] Prathima Agrawal,et al. Automatic modeling of switch-level networks using partial orders , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[17] Vishwani D. Agrawal,et al. Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.
[18] Randal E. Bryant,et al. Algorithmic Aspects of Symbolic Switch Network Analysis , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[19] Ernst G. Ulrich,et al. Concurrent simulation of nearly identical digital networks , 1973, Computer.
[20] Randal E. Bryant,et al. Formal hardware verification by symbolic trajectory evaluation , 1997 .
[21] Prathima Agrawal,et al. Automatic modeling of switch-level networks using partial orders [MOS circuits] , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[22] Randal E. Bryant,et al. Exploiting symmetry when verifying transistor-level circuits by symbolic trajectory evaluation , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[23] H. Bergh,et al. A fault-tolerant associative memory with high-speed operation , 1990 .
[24] Randal Bryant. A Survey of Switch-Level Algorithms , 1987, IEEE Design & Test of Computers.
[25] Randal E. Bryant,et al. A Switch-Level Model and Simulator for MOS Digital Systems , 1984, IEEE Transactions on Computers.
[26] Sandip Kundu. GateMaker: a transistor to gate level model extractor for simulation, automatic test pattern generation and verification , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).