Digital offset compensation of time-interleaved ADC using random chopper sampling

An ADC using several parallel cells suffers from offset differences between the cells, which causes non-harmonic distortion. A method for removing the offset in the digital domain is proposed. The method is based on a PRBS-controlled chopper at the ADC input, which transforms any input signal to noise. The randomization controls the batch size required for removing the offset by a mean value calculation. The measured results are SFDR=72 dB and SNDR=59.0 dB at 22 MS/s, an improvement of 19 dB and 10 dB respectively.

[1]  C. Svensson,et al.  A 10-bit 5-MS/s successive approximation ADC cell used in a 70-MS/s ADC array in 1.2-μm CMOS , 1994, IEEE J. Solid State Circuits.

[2]  Kwang Young Kim,et al.  A 10-b, 100-MS/s CMOS A/D converter , 1997 .

[3]  M. Hassoun,et al.  Time-interleaved A/D converter with channel randomization , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[4]  Stephen H. Lewis,et al.  A comparison of monolithic background calibration in two time-interleaved analog-to-digital converters , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[5]  N. Kusayanagi,et al.  A 25 Ms/s 8-b-10 Ms/s 10-b CMOS data acquisition IC for digital storage oscilloscopes , 1998 .