Truly Balanced K-Band Push-Push Frequency Doubler

This paper presents a truly balanced push-push frequency doubler. The novel concept is based on two lumped quadrature couplers that provide a truly balanced signaling for two doubler cells. As a consequence, the output signal is inherently balanced and a lossy output transformer can be avoided. Hence, higher output power and efficiency can be achieved. As a proof of concept, a K-band doubler is implemented in a 65 nm CMOS technology. At 0 dBm input power, the circuit delivers 5 dBm output power with more than 6 % PAE. The chip draws 26 mA from a 1.2 V supply and the total chip area is 0.85×0.55 mnr2. The fundamental suppression is around 44 dBc. To the best of the authors knowledge, this is the first fully balanced push-push doubler and the achieved results exceed state-of-the-art performance. The concept is applicable to other technologies and frequencies as well.

[1]  Behzad Razavi,et al.  Design considerations for direct-conversion receivers , 1997 .

[2]  Sen Wang,et al.  K-band CMOS frequency doubler with high fundamental rejection , 2014 .

[3]  R. C. Frye,et al.  A 2-GHz quadrature hybrid implemented in CMOS technology , 2003 .

[4]  Shuai Yuan,et al.  Compact V band frequency doubler with true balanced differential output , 2013, 2013 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM).

[5]  Gabriel M. Rebeiz,et al.  A 135–160 GHz balanced frequency doubler in 45 nm CMOS with 3.5 dBm peak power , 2014, 2014 IEEE MTT-S International Microwave Symposium (IMS2014).

[6]  G. Boeck,et al.  Analysis and modeling of low-frequency noise in resistive FET mixers , 2004, IEEE Transactions on Microwave Theory and Techniques.

[7]  H. Zirath,et al.  40 and 60 GHz frequency doublers in 90-nm CMOS , 2004, 2004 IEEE MTT-S International Microwave Symposium Digest (IEEE Cat. No.04CH37535).

[8]  Shadi Saberi Ghouchani,et al.  A wideband millimeter-wave frequency doubler-tripler in 0.13-µm CMOS , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[9]  Kun-You Lin,et al.  A $K$ -Band CMOS Distributed Doubler With Current-Reuse Technique , 2009, IEEE Microwave and Wireless Components Letters.

[10]  Huei Wang,et al.  Broadband Balanced Frequency Doublers With Fundamental Rejection Enhancement Using a Novel Compensated Marchand Balun , 2013, IEEE Transactions on Microwave Theory and Techniques.

[11]  Zhiming Chen,et al.  A Truly Balanced Q-Band CMOS Frequency Doubler Based on Hybrid Quadrature Coupler , 2017, IEEE Microwave and Wireless Components Letters.

[12]  Ping Gui,et al.  Low-phase-noise 54GHz quadrature VCO and 76GHz/90GHz VCOs in 65nm CMOS process , 2014, 2014 IEEE Radio Frequency Integrated Circuits Symposium.

[13]  F. Ellinger,et al.  Ultracompact SOI CMOS frequency doubler for low power applications at 26.5-28.5 GHz , 2004, IEEE Microwave and Wireless Components Letters.

[14]  Qun Jane Gu,et al.  A High Efficiency E-Band CMOS Frequency Doubler With a Compensated Transformer-Based Balun for Matching Enhancement , 2016, IEEE Microwave and Wireless Components Letters.

[15]  Huei Wang,et al.  A 14∼23 GHz CMOS MMIC distributed doubler with a 22-dB fundamental rejection , 2008, IMS 2008.

[16]  R.B. Stancliff,et al.  Harmonic Load-Pull , 1979, 1979 IEEE MTT-S International Microwave Symposium Digest.