In an earlier paper, the authors analyzed and offered solutions to several discrepancies that often arise when electronic engineering students seek to understand and reconcile their hand calculations with Spice simulation results. This paper presents several additional commonly encountered, but quite unexpected, problems that frustrate and confuse students. In particular, the authors discuss the difficulties that arise from the use of Miller compensation in the middle gain stage of a typical bipolar op amp, the discrepancies that occur when a transistor is operating in "high level injection region", the techniques for minimizing the voltage offsets when the input transistors match perfectly and the difficulties in calculating common mode rejection ratio caused by the difference between the AC and DC gains of current mirrors.
[1]
Jacob Millman,et al.
Microelectronics 2nd Ed.
,
1979
.
[2]
Mark N. Horenstein,et al.
Microelectronic circuits and devices
,
1990
.
[3]
Kenneth C. Smith,et al.
Microelectronic circuits, 2nd ed.
,
1987
.
[4]
Andrew Y. J. Szeto,et al.
Verifying SPICE results with hand calculations: handling common discrepancies
,
1994
.
[5]
Martin S. Roden,et al.
Electronic Design: Circuits and Systems
,
1987
.
[6]
J. E. Solomon,et al.
The monolithic op amp: a tutorial study
,
1974
.
[7]
Robert G. Meyer,et al.
Analysis and Design of Analog Integrated Circuits
,
1993
.
[8]
Kenneth R. Laker,et al.
Design of analog integrated circuits and systems
,
1994
.