Generation and use of statistical timing macro-models considering slew and load variability
暂无分享,去创建一个
Jin Hu | Vladimir Zolotov | Debjit Sinha | Sheshashayee K. Raghunathan | Adil Bhanji | Christine M. Casey
[1] Sachin Gupta,et al. A Hierarchical Transistor and Gate-Level Statistical Timing Flow for Microprocessor Designs , 2009 .
[2] Lawrence T. Pileggi,et al. Modeling the "Effective capacitance" for the RC interconnect of CMOS gates , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Yang Xu,et al. On Timing Model Extraction and Hierarchical Statistical Timing Analysis , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[4] Harish Kriplani,et al. Timing model extraction of hierarchical blocks by graph reduction , 2002, DAC '02.
[5] Yu Hen Hu,et al. Statistical static timing analysis with conditional linear MAX/MIN approximation and extended canonical timing model , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Sachin S. Sapatnekar,et al. Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal , 2003, ICCAD 2003.
[7] Karem A. Sakallah,et al. Timing abstraction of intellectual property blocks , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.
[8] K. Ravindran,et al. First-Order Incremental Block-Based Statistical Timing Analysis , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] Jinjun Xiong,et al. Non-Gaussian Statistical Timing Analysis Using Second-Order Polynomial Fitting , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[10] David Blaauw,et al. Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations , 2003, ICCAD 2003.
[11] Jia Wang,et al. TAU 2013 variation aware timing analysis contest , 2013, ISPD '13.
[12] Sachin Shrivastava,et al. Improved First-Order Parameterized Statistical Timing Analysis for Handling Slew and Capacitance Variation , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).
[13] Jinjun Xiong,et al. Timing analysis with nonseparable statistical and deterministic variations , 2012, DAC Design Automation Conference 2012.