A comparative analysis of various programmable delay elements using predictive technology model

This paper makes a critical investigation of six programmable delay-producing elements used in present day technology. In signal processing applications, these circuits are capable of incorporating a fixed duration of delay, while keeping the signal integrity intact as well. This comparative study among the six delay-producing elements aids the design engineers in selecting an appropriate delay generating element as per the applications desired. Performance estimation of these delay circuits has been performed at the transistor level. Individual waveforms compiled in the corresponding sections of this paper have been obtained from the extensive simulations executed on SPICE using Predictive Technology Model (PTM) @ 16-nm technology. Finally, significance and future scope of work in this area has been discussed in a nutshell and concluding remarks have been drawn based on the observations made.

[1]  Manoj Sachdev,et al.  A methodology for testing high-performance circuits at arbitrarily low test frequency , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[2]  Nihar R. Mahapatra,et al.  Comparison and analysis of delay elements , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[3]  Hitoshi Tanaka,et al.  An on-chip clock-adjusting circuit with sub-100-ps resolution for a high-speed DRAM interface , 2000 .

[4]  Aminul Islam,et al.  Robust Design of CNFET Based Buffered Delay Model and Microwave Pulse Generator , 2014, 2014 International Conference on Devices, Circuits and Communications (ICDCCom).

[5]  M. Maymandi-Nejad,et al.  A monotonic digitally controlled delay element , 2005, IEEE Journal of Solid-State Circuits.

[6]  A.M. Davis,et al.  Microelectronic circuits , 1983, Proceedings of the IEEE.

[7]  Pooja Saxena,et al.  Design of a Novel Current Balanced Voltage Controlled Delay Element , 2014 .

[8]  Shih-Hsu Huang,et al.  Clock Period Minimization with Minimum Delay Insertion , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[9]  Vishwani D. Agrawal,et al.  High-performance circuit testing with slow-speed testers , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[10]  Wonchan Kim,et al.  A Low Voltage Low Power CMOS Delay Element , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[11]  Nihar R. Mahapatra,et al.  Efficient techniques based on gate triggering for designing static CMOS ICs with very low glitch power dissipation , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[12]  J. Lundberg,et al.  An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .

[13]  Mathias Beike,et al.  Digital Integrated Circuits A Design Perspective , 2016 .

[14]  Aminul Islam,et al.  Trigger Pulse Generator Using Proposed Buffered Delay Model and Its Application , 2015 .

[15]  Aminul Islam,et al.  A Compact Low Power High Frequency Pulse Generator , 2015, 2015 Fifth International Conference on Communication Systems and Network Technologies.

[16]  M. Swaminathan,et al.  A digitally adjustable resistor for path delay characterization in high-frequency microprocessors , 2001, 2001 Southwest Symposium on Mixed-Signal Design (Cat. No.01EX475).

[17]  Chun-Chi Chen,et al.  A PVT Insensitive Vernier-Based Time-to-Digital Converter With Extended Input Range and High Accuracy , 2007, IEEE Transactions on Nuclear Science.