An SEU-Tolerant Programmable Frequency Divider
暂无分享,去创建一个
Yuanfu Zhao | Liang Wang | Suge Yue | Long Fan | Liang Wang | S. Yue | Yuanfu Zhao | L. Fan
[1] P. Eaton,et al. Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).
[2] M. Nicolaidis,et al. Design for soft error mitigation , 2005, IEEE Transactions on Device and Materials Reliability.
[3] Lloyd W. Massengill,et al. Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .
[4] K. Ishibashi,et al. Cosmic-ray immune latch circuit for 90nm technology and beyond , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[5] R. Velazco,et al. Design of SEU-hardened CMOS memory cells: the HIT cell , 1993, RADECS 93. Second European Conference on Radiation and its Effects on Components and Systems (Cat. No.93TH0616-3).
[6] T. Calin,et al. Upset hardened memory design for submicron CMOS technology , 1996 .
[7] R.D. Schrimpf,et al. Single event transient pulse widths in digital microcircuits , 2004, IEEE Transactions on Nuclear Science.
[8] R.C. Baumann,et al. Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.