Nano-CMOS Circuit and Physical Design

FOREWORD.PREFACE.1 NANO-CMOS SCALING PROBLEMS AND IMPLICATIONS.1.1 Design Methodology in the Nano-CMOS Era.1.2 Innovations Needed to Continue Performance Scaling.1.3 Overview of Sub-100-nm Scaling Challenges and Subwavelength Optical Lithography.1.4 Process Control and Reliability.1.5 Lithographic Issues and Mask Data Explosion.1.6 New Breed of Circuit and Physical Design Engineers.1.7 Modeling Challenges.1.8 Need for Design Methodology Changes.1.9 Summary.References.PART I: PROCESS TECHNOLOGY AND SUBWAVELENGTH OPTICAL LITHOGRAPHY: PHYSICS, THEORY OF OPERATION, ISSUES, AND SOLUTIONS.2 CMOS DEVICE AND PROCESS TECHNOLOGY.2.1 Equipment Requirements for Front-End Processing.2.2 Front-End-Device Problems in CMOS Scaling.2.3 Back-End-of-Line Technology.References.3 THEORY AND PRACTICALITIES OF SUBWAVELENGTH OPTICAL LITHOGRAPHY.3.1 Introduction and Simple Imaging Theory.3.2 Challenges for the 100-nm Node.3.3 Resolution Enhancement Techniques: Physics.3.4 Physical Design Style Impact on RET and OPC Complexity.3.5 The Road Ahead: Future Lithographic Technologies.References.PART II: PROCESS SCALING IMPACT ON DESIGN 4 MIXED-SIGNAL CIRCUIT DESIGN.4.1 Introduction.4.2 Design Considerations.4.3 Device Modeling.4.4 Passive Components.4.5 Design Methodology.4.6 Low-Voltage Techniques.4.7 Design Procedures.4.8 Electrostatic Discharge Protection.4.9 Noise Isolation.4.10 Decoupling.4.11 Power Busing.4.12 Integration Problems.4.13 Summary.References.5 ELECTROSTATIC DISCHARGE PROTECTION DESIGN.5.1 Introduction.5.2 ESD Standards and Models.5.3 ESD Protection Design.5.4 Low-C ESD Protection Design for High-Speed I/O.5.5 ESD Protection Design for Mixed-Voltage I/O.5.6 SCR Devices for ESD Protection.5.7 Summary.References.6 INPUT/OUTPUT DESIGN.6.1 Introduction.6.2 I/O Standards.6.3 Signal Transfer.6.4 ESD Protection.6.5 I/O Switching Noise.6.6 Termination.6.7 Impedance Matching.6.8 Preemphasis.6.9 Equalization.6.10 Conclusion.References.7 DRAM.7.1 Introduction.7.2 DRAM Basics.7.3 Scaling the Capacitor.7.4 Scaling the Array Transistor.7.5 Scaling the Sense Amplifier.7.6 Summary.References.8 SIGNAL INTEGRITY PROBLEMS IN ON-CHIP INTERCONNECTS.8.1 Introduction.8.2 Interconnect Parasitics Extraction.8.3 Signal Integrity Analysis.8.4 Design Solutions for Signal Integrity.8.5 Summary.References.9 ULTRALOW POWER CIRCUIT DESIGN.9.1 Introduction.9.2 Design-Time Low-Power Techniques.9.3 Run-Time Low-Power Techniques.9.4 Technology Innovations for Low-Power Design.9.5 Perspectives for Future Ultralow-Power Design.References.PART III: IMPACT OF PHYSICAL DESIGN ON MANUFACTURING/YIELD AND PERFORMANCE.10 DESIGN FOR MANUFACTURABILITY.10.1 Introduction.10.2 Comparison of Optimal and Suboptimal Layouts.10.3 Global Route DFM.10.4 Analog DFM.10.5 Some Rules of Thumb.10.6 Summary.References.11 DESIGN FOR VARIABILITY.11.1 Impact of Variations on Future Design.11.2 Strategies to Mitigate Impact Due to Variations.11.3 Corner Modeling Methodology for Nano-CMOS Processes.11.4 New Features of the BSIM4 Model.11.5 Summary.References.INDEX.

[1]  C. Duvvury,et al.  Design methodology and optimization of gate-driven NMOS ESD protection circuits in submicron CMOS processes , 1998 .

[2]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[3]  R. N. Rountree,et al.  Internal chip ESD phenomena beyond the protection circuit , 1988 .

[4]  Hussein Baher,et al.  Analog & digital signal processing , 1990 .

[5]  Shinji Okazaki,et al.  Phase shift reticles , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[6]  Ronald L. Gordon,et al.  Subresolution assist feature implementation for high-performance logic gate-level lithography , 2002, SPIE Advanced Lithography.

[7]  Hans C. Pfeiffer,et al.  PREVAIL-Electron projection technology approach for next-generation lithography , 2001, IBM J. Res. Dev..

[8]  Vikas Agarwal,et al.  Clock rate versus IPC: the end of the road for conventional microarchitectures , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[9]  Chenming Hu,et al.  Modeling of pocket implanted MOSFETs for anomalous analog behavior , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[10]  R. Rios,et al.  A three-transistor threshold voltage model for halo processes , 2002, Digest. International Electron Devices Meeting,.

[11]  F. Nouri,et al.  NMOS drive current reduction caused by transistor layout and trench isolation induced stress , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[12]  Vivek Subramanian,et al.  Application of silicon-germanium in the fabrication of ultra-shallow extension junctions for sub-100 nm PMOSFETs , 2002 .

[13]  Lloyd R. Harriott,et al.  Space charge effects in projection charged particle lithography systems , 1995 .

[14]  Mi-Chang Chang,et al.  Process and circuit design interlock for application-dependent scaling tradeoffs and optimization in the SoC era , 2003 .

[15]  T. Morimoto,et al.  Study of the manufacturing feasibility of 1.5-nm direct-tunneling gate oxide MOSFETs: uniformity, reliability, and dopant penetration of the gate oxide , 1998 .

[16]  Takayasu Sakurai.  Issues of Current LSI Technology and an Expectation for New System-Level Integration , 2001 .