CAD flows for chip-package codesign

A unified method is presented for layout and package design implemented within a commercial design environment that will reduce design time and enable chip-package codesign.

[1]  William D. Brown,et al.  Modeling and electrical analysis of seamless high off-chip connectivity (SHOCC) interconnects , 1999 .

[2]  Paul D. Franzon,et al.  Infrastructure and course progression for complex IC design education , 1999, Proceedings 1999 IEEE International Conference on Microelectronic Systems Education (MSE'99) 'Systems Education in the 21st Century' (Cat. No.99-63794).

[3]  W. E. Pence.  Packaging for wireless communications , 1994, Proceedings of 1994 IEEE Electrical Performance of Electronic Packaging.

[4]  Joy Laskar,et al.  Review of RF packaging research at Georgia Tech's PRC , 1998, Proceedings. 4th International Symposium on Advanced Packaging Materials Processes, Properties and Interfaces (Cat. No.98EX153).

[5]  T. Schaffer,et al.  A flip-chip implementation of the Data Encryption Standard (DES) , 1997, Proceedings 1997 IEEE Multi-Chip Module Conference.

[6]  Paul D. Franzon,et al.  System design optimization for MCM-D/flip-chip , 1995 .