Modelling and algorithms for spare allocation in reconfigurable VLSI
暂无分享,去创建一个
Sy-Yen Kuo | W. K. Fuchs | S. Kuo | W. Fuchs
[1] Jason Cong,et al. A new formulation of yield enhancement problems for reconfigurable chips , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[2] Sudhakar M. Reddy,et al. On the Repair of Redundant RAMs , 1989, 26th ACM/IEEE Design Automation Conference.
[3] Sy-yen Kuo,et al. Efficient Spare Allocation for Reconfigurable Arrays , 1987, IEEE Design & Test of Computers.
[4] W.R. Moore,et al. A review of fault-tolerant techniques for the enhancement of integrated circuit yield , 1986, Proceedings of the IEEE.
[5] John Day. A Fault-Driven, Comprehensive Redundancy Algorithm , 1985, IEEE Design & Test of Computers.
[6] Adit D. Singh. Interstitial Redundancy: An Area Efficient Fault Tolerance Scheme for Large Area VLSI Processor Arrays , 1988, IEEE Trans. Computers.
[7] Kenneth Steiglitz,et al. Combinatorial Optimization: Algorithms and Complexity , 1981 .