An mm-Wave Synthesizer with Low In-Band Noise and Robust Locking Reference-Sampling PLL

A two stage mm-wave frequency synthesizer with low in-band noise and robust frequency locking is presented in this paper. A type-I reference sampling PLL is utilized in the first stage to provide low in-band noise while achieving robust locking. A reshaping buffer is implemented to reduce the rising time on the reference clock, which relaxes the requirement on sampling capacitor and allows smaller capacitor size for equivalent in-band noise level. It generates a 9GHz intermediate clock as the reference for the second stage injection locked (IL) VCO for a 4 times frequency multiplication to generate 36GHz frequency. The wideband injection is assisted by a low power auxiliary frequency tracking loop. The chip was fabricated in a 45nm SOI CMOS technology and achieves 227fs jitter, -240dB FoM at 35.84GHz with total power consumption of 20.6mW.

[1]  Jaehyouk Choi,et al.  19.2 A PVT-robust −39dBc 1kHz-to-100MHz integrated-phase-noise 29GHz injection-locked frequency multiplier with a 600µW frequency-tracking loop using the averages of phase deviations for mm-band 5G transceivers , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[2]  Marco Vigilante,et al.  A 25–102GHz 2.81–5.64mW tunable divide-by-4 in 28nm CMOS , 2015, 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[3]  B. Nauta,et al.  A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by $N ^{2}$ , 2009, IEEE Journal of Solid-State Circuits.

[4]  Harish Krishnaswamy,et al.  A dividerless reference-sampling RF PLL with −253.5dB jitter FOM and <-67dBc Reference Spurs , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[5]  Philippe Ferrari,et al.  A Programmable Frequency Multiplier-by-29 Architecture for Millimeter Wave Applications , 2015, IEEE Journal of Solid-State Circuits.

[6]  Eric A. M. Klumperink,et al.  A 2.4-GHz 16-Phase Sub-Sampling Fractional-N PLL With Robust Soft Loop Switching , 2018, IEEE Journal of Solid-State Circuits.

[7]  Howard C. Luong,et al.  A 21–48 GHz Subharmonic Injection-Locked Fractional-N Frequency Synthesizer for Multiband Point-to-Point Backhaul Communications , 2014, IEEE Journal of Solid-State Circuits.

[8]  Kenichi Okada,et al.  A Low-Power Low-Noise mm-Wave Subsampling PLL Using Dual-Step-Mixing ILFD and Tail-Coupling Quadrature Injection-Locked Oscillator for IEEE 802.11ad , 2016, IEEE Journal of Solid-State Circuits.

[9]  Nikola Ivanisevic,et al.  A 40GHz PLL with −92.5dBc/Hz in-band phase noise and 104fs-RMS-jitter , 2017, 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[10]  Sanjay Raman,et al.  2.8 A mixed-mode injection frequency-locked loop for self-calibration of injection locking range and phase noise in 0.13µm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).