A Comparative Performance Evaluation of Network-on-Chip Architectures under Self-Similar Traffic

The actual traffic data collected on various applications specific on-chip networks exposed that the network traffic is self-similar in nature. In this work, modeling of self-similar traffic by aggregation of a large number of on-off Pareto sources has been discussed. We have developed a cycle accurate network simulator for evaluating the performance of wormhole router based network by varying locality factor and offered load. The performance of a Mesh-of-Tree (MoT) based network has been compared with mesh and Butterfly Fat Tree (BFT) based networks all having 32 cores. We have shown that MoT based networks perform better than mesh and BFT under self-similar traffic.

[1]  William J. Dally,et al.  The torus routing chip , 2005, Distributed Computing.

[2]  S. Kundu,et al.  Mesh-of-Tree Based Scalable Network-on-Chip Architecture , 2008, 2008 IEEE Region 10 and the Third international Conference on Industrial and Information Systems.

[3]  Partha Pratim Pande,et al.  High-throughput switch-based interconnect for future SoCs , 2003, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings..

[4]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[5]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[6]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[7]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[8]  Jer-Min Jou,et al.  A Binary Tree Based Methodology for Designing an Application Specific Network-on-Chip (ASNOC) , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[9]  Sujit Dey,et al.  An Interconnect Architecture for Networking Systems on Chips , 2002, IEEE Micro.

[10]  Alain Greiner,et al.  A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.

[11]  Walter Willinger,et al.  Self-Similar Network Traffic and Performance Evaluation , 2000 .

[12]  Santanu Chattopadhyay,et al.  Network-on-chip architecture design based on mesh-of-tree deterministic routing topology , 2008, Int. J. High Perform. Syst. Archit..

[13]  Santanu Chattopadhyay,et al.  Mesh-of-tree deterministic routing for network-on-chip architecture , 2008, GLSVLSI '08.

[14]  Radu Marculescu,et al.  On-chip traffic modeling and synthesis for MPEG-2 video applications , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.