A HI-CMOSII 8K × 8b static RAM

A fully-static 8K×8b RAM using HICMOSII technology with a typical address access time of 65ns and power dissipation of 200mW will be discussed. To improve manufacturing yield a laser redundancy technique utilizing a N+ -i-N+ polysilicon structure was employed.

[1]  P. Sharp,et al.  Redundancy techniques for fast static RAMs , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  T. Masuhara,et al.  HI-CMOSII 4K static RAM , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  T. Masuhara,et al.  2K×8b HCMOS static RAMs , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  R. Cenker,et al.  A fault-tolerant 64K dynamic RAM , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.