Wafer yield prediction using derived spatial variables

Unreliable chips tend to form spatial clusters on semiconductor wafers. The spatial patterns of these defects are largely reflected in functional testing results. However, the spatial cluster information of unreliable chips has not been fully used to predict the performance in field use in the literature. This paper proposes a novel wafer yield prediction model that incorporates the spatial clustering information in functional testing. Fused LASSO is first adopted to derive variables based on the spatial distribution of defect clusters. Then, a logistic regression model is used to predict the final yield (ratio of chips that remain functional until expected lifetime) with derived spatial covariates and functional testing values. The proposed model is evaluated both on real production wafers and in an extensive simulation study. The results show that by explicitly considering the characteristics of defect clusters, our proposed model provides improved performance compared to existing methods. Moreover, the cross-validation experiments prove that our approach is capable of using historical data to predict yield on newly produced wafers.

[1]  Scott MacKinnon,et al.  Statistical methods for visual defect metrology , 1998 .

[2]  Bong-Jin Yum,et al.  A dual burn-in policy for defect-tolerant memory products using the number of repairs as a quality indicator , 2008, Microelectron. Reliab..

[3]  Zhiqiang Cao,et al.  A novel defect detection and identification method in optical inspection , 2013, Neural Computing and Applications.

[4]  Costas J. Spanos,et al.  Statistical process control in semiconductor manufacturing , 1991, Proc. IEEE.

[5]  Winson Taam,et al.  Detecting Spatial Effects From Factorial Experiments: An Application From Integrated-Circuit Manufacturing , 1993 .

[6]  R. Tibshirani.  Regression Shrinkage and Selection via the Lasso , 1996 .

[7]  Zhiqiang Ge,et al.  Semiconductor Manufacturing Process Monitoring Based on Adaptive Substatistical PCA , 2010, IEEE Transactions on Semiconductor Manufacturing.

[8]  J. A. Cunningham.  The use and evaluation of yield models in integrated circuit manufacturing , 1990 .

[9]  G. O'Donoghue,et al.  Spatial yield modeling for semiconductor wafers , 1995, Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop.

[10]  Charles H. Stapper.  LSI yield modeling and process monitoring , 2000, IBM J. Res. Dev..

[11]  Tao Yuan,et al.  Yield Prediction for Integrated Circuits Manufacturing Through Hierarchical Bayesian Modeling of Spatial Defects , 2011, IEEE Transactions on Reliability.

[12]  Chen-Fu Chien,et al.  A new morphology-based approach for similarity searching on wafer bin maps in semiconductor manufacturing , 2012, Proceedings of the 2012 IEEE 16th International Conference on Computer Supported Cooperative Work in Design (CSCWD).

[13]  H.-W. Hsieh,et al.  Recognition of defect spatial patterns in semiconductor fabrication , 2004 .

[14]  Israel Koren,et al.  A Unified Negative-Binomial Distribution for Yield Analysis of Defect-Tolerant Circuits , 1993, IEEE Trans. Computers.

[15]  Nailong Zhang,et al.  A random effect autologistic regression model with application to the characterization of multiple microstructure samples , 2016 .

[16]  Vijayan N. Nair,et al.  Model-free estimation of defect clustering in integrated circuit fabrication , 1997 .

[17]  Kaibo Wang,et al.  Monitoring wafers’ geometric quality using an additive Gaussian process model , 2016 .

[18]  Suk Joo Bae,et al.  Yield prediction via spatial modeling of clustered defect counts across a wafer map , 2007 .

[19]  Roy E. Welsch,et al.  Sequential Screening in Semiconductor Manufacturing, I: Exploiting Spatial Dependence , 1996, Oper. Res..

[20]  Vijayan N. Nair,et al.  Monitoring wafer map data from integrated circuit fabrication processes for spatially clustered defects , 1997 .

[21]  Bong-Jin Yum,et al.  Development of a dual burn-in policy for semiconductor products based on the number of defective neighborhood chips , 2006 .

[22]  Chih-Hsuan Wang,et al.  Automatic identification of spatial defect patterns for semiconductor manufacturing , 2006 .

[23]  Holger Hoefling.  A Path Algorithm for the Fused Lasso Signal Approximator , 2009, 0910.0526.

[24]  Douglas C. Montgomery,et al.  A review of yield modelling techniques for semiconductor manufacturing , 2006 .

[25]  Jie Zhang,et al.  Fuzzy neural network based yield prediction model for semiconductor manufacturing system , 2010 .

[26]  Wei Jiang,et al.  A spatial variable selection method for monitoring product surface , 2016 .

[27]  Ye Chow Kuang,et al.  Defect cluster recognition system for fabricated semiconductor wafers , 2013, Eng. Appl. Artif. Intell..

[28]  Chen-Fu Chien,et al.  An intelligent system for wafer bin map defect diagnosis: An empirical study for semiconductor manufacturing , 2013, Eng. Appl. Artif. Intell..

[29]  Tao Yuan,et al.  Spatial defect pattern recognition on semiconductor wafers using model-based clustering and Bayesian inference , 2008, Eur. J. Oper. Res..

[30]  R. Tibshirani,et al.  The solution path of the generalized lasso , 2010, 1005.1971.

[31]  Fugee Tsung,et al.  Statistical Surface Monitoring by Spatial-Structure Modeling , 2014 .

[32]  C. Stapper.  Defect density distribution for LSI yield calculations , 1973 .

[33]  Seong-Jun Kim,et al.  Automatic Identification of Defect Patterns in Semiconductor Wafer Maps Using Spatial Correlogram and Dynamic Time Warping , 2008, IEEE Transactions on Semiconductor Manufacturing.

[34]  Fei-Long Chen,et al.  A neural-network approach to recognize defect spatial pattern in semiconductor fabrication , 2000 .

[35]  J. Shanthikumar,et al.  Empirical results on the relationship between die yield and cycle time in semiconductor wafer fabrication , 1996 .

[36]  G. De Nicolao,et al.  Unsupervised Spatial Pattern Classification of Electrical Failures in Semiconductor Manufacturing , 2003 .