Analysis of sub threshold leakage reduction techniques in deep sub micron regime for CMOS VLSI circuits

Leakage power dissipation has become major portion of total power consumption in the integrated device and is expected to grow exponentially in the next decade as per International Technology Roadmap for Semiconductors (IRTS). This directly affects the battery operated devices as it has long idle times. Thus by scaling down the threshold voltage has tremendously increased the sub threshold leakage current thereby making the static power dissipation very high. To overcome this problem several techniques has been proposed to overcome this high leakage power dissipation. A comprehensive survey and analysis of various leakage power minimization techniques is presented in this paper. Of the available techniques, eight techniques are considered for the analysis namely, Multi Threshold CMOS (MTCMOS), Super Cut-off CMOS (SCCMOS), Forced Transistor Stacking (FTS) and Sleepy Stack (SS), Sleepy keeper (SK), Dual Stack (DS), Input Vector Control (IVC) and LECTOR. From the results, it is observed that MTCMOS and SCCMOS techniques produces lower power dissipation than the other techniques due to the ability of power gating.

[1]  Massoud Pedram,et al.  Standby and Active Leakage Current Control and Minimization in CMOS VLSI Circuits , 2005, IEICE Trans. Electron..

[2]  N. Ranganathan,et al.  LECTOR: a technique for leakage reduction in CMOS circuits , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  A. Shepherd,et al.  Semiconductors , 1967, Nature.

[4]  T. Sakurai,et al.  A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere stand-by current , 2000, IEEE Journal of Solid-State Circuits.

[5]  Dhireesha Kudithipudi,et al.  GALEOR: Leakage reduction for CMOS circuits , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[6]  Anantha Chandrakasan,et al.  Scaling of stack effect and its application for leakage reduction , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).

[7]  Massoud Pedram,et al.  Leakage current reduction in CMOS VLSI circuits by input vector control , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  TingTing Hwang,et al.  Low power design using dual threshold voltage , 2004 .

[9]  Se Hun Kim,et al.  The Sleepy Keeper Approach: Methodology, Layout and Power Results for a 4-bit Adder , 2006 .

[10]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[11]  Jun Cheol Park.  Sleepy Stack: a New Approach to Low Power VLSI and Memory , 2005 .

[12]  K. Baskaran,et al.  A novel leakage power reduction technique for CMOS VLSI circuits , 2012 .

[13]  Gang Qu,et al.  A combined gate replacement and input vector control approach for leakage current reduction , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.