An efficient memory-based FFT architecture

This paper proposes an efficient memory-based radix-2 FFT architecture, which greatly improves the memory-based FFT by reducing 50% memory size requirement, while maintaining a simple address generator. Specifically the memory size is reduced to 1.25N words. In addition, the multiplier utilization rate is 100%.

[1]  Chin-Liang Wang,et al.  A novel memory-based FFT processor for DMT/OFDM applications , 1999, 1999 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings. ICASSP99 (Cat. No.99CH36258).

[2]  Nj Piscataway,et al.  Wireless LAN medium access control (MAC) and physical layer (PHY) specifications , 1996 .

[3]  Mats Torkelson,et al.  A new approach to pipeline FFT processor , 1996, Proceedings of International Conference on Parallel Processing.

[4]  Chin-Liang Wang,et al.  A DHT-based FFT/IFFT processor for VDSL transceivers , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).