Thermal characterization of a wide I/O 3DIC

The thermal performance of a specific 3D IC structure — a wide I/O package is investigated with parameterized factors like TSV diameter, material of micro bumps, and TSV allocation strategy. TSV diameter and material of micro bump are found no significant effect on thermal performance of the illustrated wide I/O package. However, the hot spot location is changed by the TSV allocation. The results suggest the better locations for thermal diodes would be close to the TSV or die corners. Also this work concludes that the “TSV peripheral” allocation performs the better cooling than the others.

[1]  John H. Lau,et al.  Fabrication of silicon carriers with TSV electrical interconnections and embedded thermal solutions for high power 3-D package , 2008, ECTC 2008.

[2]  Sung Kyu Lim,et al.  Routing optimization of multi-modal interconnects in 3D ICs , 2009, 2009 59th Electronic Components and Technology Conference.

[3]  J.D. Meindl,et al.  3D stacking of chips with electrical and microfluidic I/O interconnects , 2008, 2008 58th Electronic Components and Technology Conference.

[4]  Michael M. Ohadi,et al.  Experimental investigation of heat transfer performance of a manifold microchannel heat sink for cooling of concentrated solar cells , 2009, 2009 59th Electronic Components and Technology Conference.

[5]  J. Lau,et al.  Thermal management of 3D IC integration with TSV (through silicon via) , 2009, 2009 59th Electronic Components and Technology Conference.