Technology scaling on High-K & Metal-Gate FinFET BTI reliability

High-K (HK) & Metal-Gate (MG) transistor technology have become a mainstream for the logic & SOC processes. On HK/MG process, bias-temp instability (BTI) poses continuous challenges on the technology scaling despite the reduced Vcc. In recent technologies, PMOS NBTI degradation is increased while NMOS PBTI was reduced with HK scaling. Interfacial Layer (IL) scaling underneath the HK that affects PMOS NBTI and device performance is very challenging. Impact of technology scaling on BTI and BTI on FinFET technology is discussed.

[1]  You-Seung Jin,et al.  Negative bias temperature instability in triple gate transistors , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[2]  Donggun Park,et al.  Negative bias temperature instability(NBTI) of bulk FinFETs , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[3]  Donggun Park,et al.  A study of negative-bias temperature instability of SOI and body-tied FinFETs , 2005, IEEE Electron Device Letters.

[4]  Alessandro Curioni,et al.  Electron mobility dependence on annealing temperature of W∕HfO2 gate stacks: The role of the interfacial layer , 2006 .

[5]  R. Chau,et al.  A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging , 2007, 2007 IEEE International Electron Devices Meeting.

[6]  G. Dewey,et al.  BTI reliability of 45 nm high-K + metal-gate process technology , 2008, 2008 IEEE International Reliability Physics Symposium.

[7]  R. Kotlyar,et al.  High performance Hi-K + metal gate strain enhanced transistors on (110) silicon , 2008, 2008 IEEE International Electron Devices Meeting.

[8]  L. Wu,et al.  A novel multi deposition multi room-temperature annealing technique via Ultraviolet-Ozone to improve high-K/metal (HfZrO/TiN) gate stack integrity for a gate-last process , 2010, 2010 International Electron Devices Meeting.

[9]  Design-friendly scalability of cost-effective 28LP technology platform featuring 2 nd generation gate-first HK/MG transistors without eSiGe , 2011 .

[10]  Y.S. Kim,et al.  Design-friendly scalability of cost-effective 28LP technology platform featuring 2nd generation gate-first HK/MG transistors without eSiGe , 2011, 2011 International Electron Devices Meeting.

[11]  Kevin Zhang,et al.  A 32 nm High-k Metal Gate SRAM With Adaptive Dynamic Stability Enhancement for Low-Voltage Operation , 2011, IEEE Journal of Solid-State Circuits.

[12]  R. Augur,et al.  Architecting advanced technologies for 14nm and beyond with 3D FinFET transistors for the future SoC applications , 2011, 2011 International Electron Devices Meeting.

[13]  C. Auth,et al.  A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[14]  K. Matthews,et al.  (110) and (100) Sidewall-oriented FinFETs: A performance and reliability investigation , 2012 .