Power-efficient metastability error reduction in CMOS flash A/D converters

This paper introduces a CMOS flash A/D architecture with an external pipelining scheme to reduce metastability errors with minimal power and area overhead. Unresolved comparator outputs due to metastability are held high to maintain one valid word line in the encode ROM. A Gray code is used in the ROM to pass errors as a single unsettled bit to the converter output. Errors can then be reduced with only n latches per pipeline stage instead of 2/sup n/, reducing area and power overhead with comparable error rates to internal pipelining schemes.

[1]  P. H. Saul,et al.  Monolithic components for 100 MHz data conversion [4-bit expandable A/D convertor] , 1980 .

[2]  A. Yukawa,et al.  A CMOS 8-Bit High-Speed A/D Converter IC , 1984, IEEE Journal of Solid-State Circuits.

[3]  H. Reyhani,et al.  A 5 V, 6-b, 80 Ms/s BiCMOS flash ADC , 1994 .

[4]  A. Matsuzawa,et al.  An 200 Msps 8-bit A/D converter with a duplex gray coding , 1987, 1987 Symposium on VLSI Circuits.

[5]  Takayasu Sakurai.  Optimization of CMOS arbiter and synchronizer circuits with submicrometer MOSFETs , 1988 .

[6]  C. Lane.  A 10-bit 60 Msps flash ADC , 1989, Proceedings of the Bipolar Circuits and Technology Meeting.

[7]  Michiel Steyaert,et al.  A 100 MHz 8 bit CMOS interpolating A/D converter , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[8]  Bram Nauta,et al.  A 70 MSample/s 110 mW 8 b CMOS folding interpolating A/D Converter , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[9]  Peter Baltus,et al.  An 8-bit 100-MHz full-Nyquist analog-to-digital converter , 1988 .

[10]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[11]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[12]  P.H. Saul,et al.  Monolithic Components for 100 MHz Data Conversion , 1979, Fifth European Solid State Circuits Conference - ESSCIRC 79.

[13]  B. Zojer,et al.  A 6-Bit/200-MHz Full Nyquist A/D Converter , 1985, IEEE Journal of Solid-State Circuits.

[14]  C. W. Mangelsdorf.  Improving bandwidth and error rate in flash converters , 1989, Symposium 1989 on VLSI Circuits.

[15]  Christopher W. Mangelsdorf.  A 400-MHz input flash converter with error correction , 1990 .

[16]  J. Doernberg,et al.  Full-speed testing of A/D converters , 1984 .

[17]  Akira Matsuzawa,et al.  A 6b 1GHz Dual-parallel A/D Converter , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[18]  R.J. Killips,et al.  An Inherently Monotonic 7 Bit CMOS ADC for Video Applications , 1986, ESSCIRC '85: 11th European Solid-State Circuits Conference.

[19]  R. van de Grift,et al.  An 8-bit video ADC incorporating folding and interpolation techniques , 1987 .

[20]  Paul R. Gray,et al.  An 8-b 85-MS/s parallel pipeline A/D converter in 1- mu m CMOS , 1993 .