A comprehensive analysis of nanoscale single- and multi-gate MOSFETs

Analog/RF performance of nanoscale triple gate FinFETs and planar single-gate (SG) and double-gate (DG) SOI MOSFETs is examined via extensive 3D device simulations. Well-designed DG MOSFETs attain higher values of cut-off frequency for both lower and higher drain currents, whereas triple-gate (TG) FinFETs offer higher intrinsic gain while compromising cut-off frequency. For longer channel lengths, SG MOSFETs show slightly higher cut-off frequency in comparison to multi-gate (MG) MOSFETs, whereas MG MOSFETs exhibit higher cut-off frequency for lower channel lengths. A unique figure of merit, gain transconductance frequency product (GTFP) for best trade-off among gain, transconductance, and speed is compared. Double-gate MOSFETs exhibit higher GTFP over a wide range of device scaling, thus remain a good candidate for analog/RF applications. Furthermore, the RF linearity performance of these devices has been examined.

[1]  M. Bucher,et al.  Device Design Engineering for Optimum Analog/RF Performance of Nanoscale DG MOSFETs , 2012, IEEE Transactions on Nanotechnology.

[2]  Bumman Kim,et al.  Linearity analysis of CMOS for RF application , 2002, IMS 2002.

[3]  N. Collaert,et al.  Analysis of the parasitic S/D resistance in multiple-gate FETs , 2005, IEEE Transactions on Electron Devices.

[4]  Abhinav Kranti,et al.  Nonclassical Channel Design in MOSFETs for Improving OTA Gain-Bandwidth Trade-Off , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Savas Kaya,et al.  Impact of device physics on DG and SOI MOSFET linearity , 2004 .

[6]  C. Hu,et al.  FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .

[7]  Dominique Schreurs,et al.  A comprehensive review on microwave FinFET modeling for progressing beyond the state of art , 2013 .

[8]  R.W. Dutton,et al.  Impact of Scaling on Analog Performance and Associated Modeling Needs , 2006, IEEE Transactions on Electron Devices.

[9]  Yuan Taur,et al.  A 2-D analytical solution for SCEs in DG MOSFETs , 2004 .

[10]  A. Mercha,et al.  Matching Performance of FinFET Devices With Fin Widths Down to 10 nm , 2009, IEEE Electron Device Letters.

[11]  Dimitri Linten,et al.  The Potential of FinFETs for Analog and RF Circuit Applications , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Ying Zhang,et al.  Extension and source/drain design for high-performance FinFET devices , 2003 .

[13]  D. Varghese,et al.  Device Design and Optimization Considerations for Bulk FinFETs , 2008, IEEE Transactions on Electron Devices.

[14]  Jean-Pierre Colinge,et al.  Multiple-gate SOI MOSFETs: device design guidelines , 2002 .

[15]  S. Kaya,et al.  Optimization of RF linearity in DG-MOSFETs , 2004, IEEE Electron Device Letters.

[16]  G. A. Armstrong,et al.  Comparative analysis of nanoscale MOS device architectures for RF applications , 2007 .

[17]  D. Gloria,et al.  Small signal and HF noise performance of 45 nm CMOS technology in mmW range , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[18]  A. Mercha,et al.  Double-Gate finFETs as a CMOS Technology Downscaling Option: An RF Perspective , 2007, IEEE Transactions on Electron Devices.

[19]  T. Suligoj,et al.  Technological constrains of bulk FinFET structure in comparison with SOI FinFET , 2007, 2007 International Semiconductor Device Research Symposium.

[20]  J.-P. Raskin,et al.  Analog/RF performance of multiple gate SOI devices: wideband simulations and characterization , 2006, IEEE Transactions on Electron Devices.

[21]  Abhinav Kranti,et al.  Analysis of static and dynamic performance of short-channel double-gate silicon-on-insulator metal-oxide-semiconductor field-effect transistors for improved cutoff frequency , 2005 .

[22]  M. Gupta,et al.  TCAD Assessment of Device Design Technologies for Enhanced Performance of Nanoscale DG MOSFET , 2011, IEEE Transactions on Electron Devices.

[23]  Y.-M. Lin,et al.  A Compact RF CMOS Modeling for Accurate High-Frequency Noise Simulation in Sub-100-nm MOSFETs , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  B. Jagannathan,et al.  Technology Scaling and Device Design for 350 GHz RF Performance in a 45nm Bulk CMOS Process , 2007, 2007 IEEE Symposium on VLSI Technology.

[25]  A. Mercha,et al.  Planar Bulk MOSFETs Versus FinFETs: An Analog/RF Perspective , 2006, IEEE Transactions on Electron Devices.

[26]  G. A. Armstrong,et al.  The impact of the intrinsic and extrinsic resistances of double gate SOI on RF performance , 2006 .