论文信息 - A 4.2-ps ECL ring-oscillator in a 285-GHz f/sub MAX/ SiGe technology

A 4.2-ps ECL ring-oscillator in a 285-GHz f/sub MAX/ SiGe technology

This letter reports on the room temperature operation of a conventional SiGe bipolar ECL ring oscillator with a minimum stage delay of 4.2 ps for /spl sim/250 mV single ended voltage swing. To our knowledge, this is the lowest reported delay for a gate fabricated using transistor devices. The circuit uses 0.12 /spl times/ 2 /spl mu/m/sup 2/ emitter size SiGe n-p-n transistors with a room temperature f/sub T/ of 207 GHz and f/sub MAX/ (unilateral gain extrapolation) of 285 GHz. The ring oscillator was studied as a function of various device and circuit parameters and it was found that minimum delay is more dependent on the parasitic resistance and capacitance in the n-p-n device than on pure transit time across the device.

[1] B. Jagannathan,et al. A 0.18 /spl mu/m 90 GHz f/sub T/ SiGe HBT BiCMOS, ASIC-compatible, copper interconnect technology for RF and microwave applications , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[2] Y. K. Boegeman,et al. A low-power 72.8-GHz static frequency divider in AlInAs/InGaAs HBT technology , 2001 .

[3] K. Oda,et al. 5.3-ps ECL and 71-GHz static frequency divider in self-aligned SEG SiGe HBT , 2001, Proceedings of the 2001 BIPOLAR/BiCMOS Circuits and Technology Meeting (Cat. No.01CH37212).

[4] G. Biery,et al. A high performance 0.13 /spl mu/m SOI CMOS technology with a 70 nm silicon film and with a second generation low-k Cu BEOL , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[5] W. Fang. Accurate analytical delay expressions for ECL and CML circuits and their applications to optimizing high-speed bipolar circuits , 1990 .

[6] J. Bock,et al. High-speed SiGe:C bipolar technology , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[7] S. Jeng,et al. Self-aligned SiGe NPN transistors with 285 GHz f/sub MAX/ and 207 GHz f/sub T/ in a manufacturable technology , 2002, IEEE Electron Device Letters.

[8] M. Sokolich,et al. Demonstration of sub-5 ps CML ring oscillator gate delay with reduced parasitic AlInAs/InGaAs HBT , 2001, IEEE Electron Device Letters.