Compact NEMS FPGA design for harsh environment and low power requirement
暂无分享,去创建一个
[1] H.-S. Philip Wong,et al. Efficient FPGAs using nanoelectromechanical relays , 2010, FPGA '10.
[2] Daniel G. Saab,et al. Single-device “XOR” and “AND” gates for high speed, very low power LSI mechanical processors , 2012 .
[3] Lei He,et al. Circuits and Architecture Evaluation for Field Programmable Gate Array with Configurable Supply Voltage , 2005 .
[4] Mahmut T. Kandemir,et al. A Dual-VDD Low Power FPGA Architecture , 2004, FPL.
[5] S. Srinivasan,et al. Leakage control in FPGA routing fabric , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[6] Daniel G. Saab,et al. Ultralow-Power Reconfigurable Computing with Complementary Nano-Electromechanical Carbon Nanotube Switches , 2007, 2007 Asia and South Pacific Design Automation Conference.
[7] Charles M. Lieber,et al. Carbon nanotube-based nonvolatile random access memory for molecular computing , 2000, Science.
[8] Haigang Yang,et al. FPGA based on integration of carbon nanorelays and CMOS devices , 2009, 2009 IEEE/ACM International Symposium on Nanoscale Architectures.
[9] Shilpa Bhoj,et al. Early stage FPGA interconnect leakage power estimation , 2008, 2008 IEEE International Conference on Computer Design.
[10] George Varghese,et al. The design of a low energy FPGA , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[11] Tughrul Arslan,et al. Leakage reduction in FPGA routing multiplexers , 2009, 2009 IEEE International Symposium on Circuits and Systems.
[12] Steven Trimberger,et al. Determination of Power Gating Granularity for FPGA Fabric , 2006, IEEE Custom Integrated Circuits Conference 2006.
[13] K. K. Poon,et al. Power estimation for field programmable gate arrays , 2002 .
[14] Yu Zhou,et al. Low power FPGA design using hybrid CMOS-NEMS approach , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).
[15] Jonathan Rose,et al. Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[16] Fei Li,et al. Circuits and architectures for field programmable gate array with configurable supply voltage , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[17] Massood Tabib-Azar,et al. Novel single-device “XOR” AND “AND” gates for high speed, very low power LSI mechanical processors , 2011, 2011 16th International Solid-State Sensors, Actuators and Microsystems Conference.
[18] Daniel G. Saab,et al. Ultra-low-Power Ultra-fast Hybrid CNEMS-CMOS FPGA , 2010, 2010 International Conference on Field Programmable Logic and Applications.
[19] Daniel G. Saab,et al. Complementary Nano-Electro-Mechanical Switch for ultra-low-power applications: Design and modeling , 2011, 2011 12th International Symposium on Quality Electronic Design.