Fast postplacement optimization using functional symmetries

The timing-convergence problem arises because estimations made during logic synthesis may not be met during physical design. In this paper, an efficient rewiring engine is proposed to explore maximal freedom after placement. The most important feature of this approach is that the existing placement solution is left intact throughout the optimization. A linear-time algorithm is proposed to detect functional symmetries in the Boolean network which are then used as the basis for rewiring. Integration with an existing gate-sizing algorithm further proves the effectiveness of our technique. Three applications are demonstrated: delay, power, and reliability optimization.

[1]  Michael Weber,et al.  Detection of symmetry of Boolean functions represented by ROBDDs , 1993, ICCAD.

[2]  Chenming Hu,et al.  Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement , 1985, IEEE Journal of Solid-State Circuits.

[3]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .

[4]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[5]  Olivier Coudert,et al.  Gate sizing for constrained delay/power/area optimization , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Malgorzata Marek-Sadowska,et al.  Post-layout Logic Restructuring For Performance Optimization , 1997, Proceedings of the 34th Design Automation Conference.

[7]  Ramesh Karri,et al.  Hot-carrier reliability enhancement via input reordering and transistor sizing , 1996, DAC '96.

[8]  Robert K. Brayton,et al.  Multilevel logic synthesis , 1990, Proc. IEEE.

[9]  Ping Chen,et al.  GLACIER: a hot carrier gate level circuit characterization and simulation system for VLSI design , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).

[10]  Bahram Javidi,et al.  Optimum distortion-invariant filtering algorithm for detecting maritime targets in overlapping and nonoverlapping background noise , 1997, Optics & Photonics.

[11]  S. L. Hurst,et al.  A Digital Synthesis Procedure Under Function Symmetries and Mapping Methods , 1978, IEEE Transactions on Computers.

[12]  Kaushik Roy,et al.  Logic synthesis for reliability—an early start to controlling electromigration and hot carrier effects , 1994, EURO-DAC '94.

[13]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[14]  Yusuf Leblebici,et al.  Design considerations for CMOS digital circuits with improved hot-carrier reliability , 1996, IEEE J. Solid State Circuits.

[15]  Elyse Rosenbaum,et al.  Berkeley reliability tools-BERT , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  N. Koike,et al.  Ratio based hot-carrier degradation modeling for aged timing simulation of millions of transistors digital circuits , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[17]  Bernhard M. Riess,et al.  SPEED: fast and efficient timing driven placement , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[18]  Ibrahim N. Hajj,et al.  Computer-aided redesign of VLSI circuits for hot-carrier reliability , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.

[19]  Malgorzata Marek-Sadowska,et al.  STAR-ATPG: a high speed test pattern generator for large scan designs , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[20]  Farid N. Najm,et al.  A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[21]  Farid N. Najm,et al.  Transition density: a new measure of activity in digital circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Sung-Mo Kang,et al.  Hot-Carrier Reliability Of MOS VLSI Circuits , 1993 .

[23]  Irith Pomeranz,et al.  On determining symmetries in inputs of logic circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Israel Koren,et al.  Technology mapping for hot-carrier reliability enhancement , 1997, Advanced Lithography.

[25]  P. Yang,et al.  Design for reliability: the major challenge for VLSI , 1993, Proc. IEEE.

[26]  Ieee Circuits,et al.  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[27]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[28]  Chenming Hu,et al.  Hot-electron-induced MOSFET degradation—Model, monitor, and improvement , 1985, IEEE Transactions on Electron Devices.

[29]  Ibrahim N. Hajj,et al.  A probabilistic timing approach to hot-carrier effect estimation , 1992, ICCAD.