MOS-only circuit design automation

This paper presents an approach to automate MOS-Only circuit design under the polynomial regression and surface fitting. The proposed scheme incorporates a unified model, which enables to improve simulation accuracy in standard SPICE and Cadence SPECTRE simulators during the MOS-Only designs. Furthermore, a piecewise polynomial regressive model of transconductance (gm) of the MOS transistors is presented in terms of VDS, channel width (W) and channel length (L) to increase automation efficiency. Exemplary results are given at high frequency operation to validate our model in both Cadence Spectre and LT-Spice as well.

[1]  Georges G. E. Gielen,et al.  Generalized posynomial performance modeling , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[2]  Chih-Kong Ken Yang,et al.  Techniques for improving the accuracy of geometric-programming based analog circuit design optimization , 2004, ICCAD 2004.

[3]  Una-May O'Reilly,et al.  Simulation-based reusable posynomial models for MOS transistor parameters , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[4]  Hakan Kuntman,et al.  MOS-only second order current-mode LP/BP filter , 2013 .

[5]  Domine Leenaerts,et al.  DARWIN: CMOS opamp Synthesis by Means of a Genetic Algorithm , 1995, 32nd Design Automation Conference.

[6]  Georges G. E. Gielen,et al.  Simulation-based automatic generation of signomial and posynomial performance models for analog integrated circuit sizing , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[7]  Pradip Mandal,et al.  A geometric programming aided knowledge based approach for analog circuit synthesis and sizing , 2011, GLSVLSI '11.

[8]  Pradip Mandal,et al.  Effcient approaches to overcome non-convexity issues in analog design automation , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).

[9]  Stephen P. Boyd,et al.  Convex piecewise-linear fitting , 2009 .

[10]  Stephen P. Boyd,et al.  Optimal design of a CMOS op-amp via geometric programming , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Rob A. Rutenbar,et al.  DARWIN: CMOS opamp Synthesis by means of a Genetic Algorithm , 2002 .

[12]  Pradip Mandal,et al.  An Improvised MOS Transistor Model Suitable for Geometric Program Based Analog Circuit Sizing in Sub-micron Technology , 2010, 2010 23rd International Conference on VLSI Design.

[13]  Pradip Mandal,et al.  A Fast Equation Free Iterative Approach to Analog Circuit Sizing , 2012, 2012 25th International Conference on VLSI Design.

[14]  Georges G. E. Gielen,et al.  Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Pradip Mandal,et al.  CMOS op-amp sizing using a geometric programming formulation , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Pradip Mandal,et al.  Automatic generation of saturation constraints and performance expressions for geometric programming based analog circuit sizing , 2011, 2011 12th International Symposium on Quality Electronic Design.