Self-Reconfigurable Mixed-Signal Integrated Circuits Architecture Comprising a Field Programmable Analog Array and a General Purpose Genetic Algorithm IP Core

Development of analog electronics solutions for space avionics is expensive and time-consuming. Lack of flexible analog devices, counterparts to digital Field Programmable Gate Arrays (FPGA), prevents analog designers from the benefits of rapid prototyping. This forces them to expensive and lengthy custom design, fabrication, and qualification of application specific integrated circuits (ASIC). This paper describes a recent FPAA design, the Self-Reconfigurable Analog Array (SRAA) that was developed at JPL. It has a large variety of analog building block components in the cells of the array and allows to operate over a wide range of temperature using a built in general purpose genetic algorithm (GA) engine as an intellectual property (IP) core.

[1]  A. Stoica,et al.  Progress in the Development of Field Programmable Analog Arrays for Space Applications , 2008, 2008 IEEE Aerospace Conference.

[2]  Nadia Nedjah,et al.  Massively parallel hardware architecture for genetic algorithms , 2005, 8th Euromicro Conference on Digital System Design (DSD'05).

[3]  Vu Duong,et al.  Evolving circuits in seconds: experiments with a stand-alone board-level evolvable system , 2002, Proceedings 2002 NASA/DoD Conference on Evolvable Hardware.

[4]  Tughrul Arslan,et al.  2003 NASA/DoD Conference on Evolvable Hardware , 2002, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..

[5]  Sanyou Zeng,et al.  Evolvable Systems: From Biology to Hardware, 7th International Conference, ICES 2007, Wuhan, China, September 21-23, 2007, Proceedings , 2007, ICES.

[6]  Randy L. Haupt,et al.  Practical Genetic Algorithms , 1998 .

[7]  Shin'ichi Wakabayashi,et al.  GAA: a VLSI genetic algorithm accelerator with on-the-fly adaptation of crossover operators , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[8]  Behrouz Nowrouzian,et al.  A Diversity Controlled Genetic Algorithm for Optimization of FRM Digital Filters over DBNS Multiplier Coefficient Space , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[9]  Vu Duong,et al.  Automatic Evolution of Signal Separators Using Reconfigurable Hardware , 2003, ICES.

[10]  Majid Nili Ahmadabadi,et al.  SOPC-Based Parallel Genetic Algorithm , 2006, 2006 IEEE International Conference on Evolutionary Computation.

[11]  Adrian Stoica,et al.  Reconfigurable VLSI architectures for evolvable hardware: from experimental field programmable transistor arrays to evolution-oriented chips , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Adrian Stoica,et al.  Customizable FPGA IP Core Implementation of a General-Purpose Genetic Algorithm Engine , 2008, IEEE Transactions on Evolutionary Computation.

[13]  Kenji Toda,et al.  Real-world applications of analog and digital evolvable hardware , 1999, IEEE Trans. Evol. Comput..

[14]  Adrian Stoica,et al.  Temperature-Adaptive Circuits on Reconfigurable Analog Arrays , 2007, 2007 IEEE Aerospace Conference.

[15]  J. Cressler.  Issues and Opportunities for Complementary SiGe HBT Technology , 2006 .

[16]  Christine M. Anderson-Cook.  Practical Genetic Algorithms (2nd ed.) , 2005 .

[17]  Ashok Samal,et al.  HGA: A Hardware-Based Genetic Algorithm , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[18]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .