Mapping of Neural Network Models onto Systolic Arrays

This paper presents a mapping scheme for the proposed implementation of neural network models on systolic arrays. The mapping technique is illustrated on the multilayer perceptron with back-propagation learning. Dependency graphs have been given that represent the operations in the execution phases of the neural network model and later suitable algorithms are presented to realize the operations in a linear bidirectional systolic array. The speedup metric has been used to evaluate the performance of the proposed implementation.

[1]  R. Lippmann,et al.  An introduction to computing with neural nets , 1987, IEEE ASSP Magazine.

[2]  Seungryoul Maeng,et al.  Parallel simulation of multilayered neural networks on distributed-memory multiprocessors , 1990 .

[3]  S. Y. Kung.  VLSI array processors: designs and applications , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[4]  Soheil Shams,et al.  Implementation of Multilayer Neural Networks on Parallel Programmable Digital Computers , 1991 .

[5]  Alexander Singer,et al.  Implementations of artificial neural networks on the Connection Machine , 1990, Parallel Comput..

[6]  Jenq-Neng Hwang,et al.  A systolic neural network architecture for hidden Markov models , 1989, IEEE Trans. Acoust. Speech Signal Process..

[7]  Richard P. Lippmann,et al.  An introduction to computing with neural nets , 1987 .

[8]  Jenq-Neng Hwang,et al.  A Unified Systolic Architecture for Artificial Neural Networks , 1989, J. Parallel Distributed Comput..

[9]  Christian Lehmann,et al.  A generic systolic array building block for neural networks with on-chip learning , 1993, IEEE Trans. Neural Networks.

[10]  Magdy A. Rayoumi.  Parallel Algorithms and Architectures for DSP Applications , 1991 .

[11]  Seung Ryoul Maeng,et al.  A Systolic Array Exploiting the Inherent Parallelisms of Artificial Neural Networks , 1991, ICPP.

[12]  Geoffrey E. Hinton,et al.  Learning internal representations by error propagation , 1986 .

[13]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.