In this paper, an intelligent surveillance system using sensor networks for monitoring active volcanoes has been presented. While wireless sensor networks can generically be used for a wide variety of applications, breakthrough innovations are most often achieved when driven by a genuine need or application, with its specific system-level and science-related requirements and objectives. Hence, our work focuses on the development of a specific surveillance system for active volcanoes. We combine sensor network system engineering with systems-on-chip implementation to develop an integrated surveillance system called Sensor Networks for Active Volcanoes (SNAV). We report SNAV specific science-related requirements and system-level operations for this surveillance system. Development of the SNAV node system-on-chip (SoC) is then presented. A rapid SoC prototyping of the control and computing subsystem was implemented as an exploratory device based on reconjigurable SoC platform architecture. A low-power radio was developed as an embedded wireless communication core for SNAV system-on-chip designs. The success of this work enables low-power, low-cost sensor networks for intelligent surveillance system applications.
[1]
Tsung-Hsien Lin,et al.
Low-Power Radio Design for Wireless Smart Sensor Networks
,
2006,
2006 International Conference on Intelligent Information Hiding and Multimedia.
[2]
Gu-Yeon Wei,et al.
An ultra low power system architecture for sensor network applications
,
2005,
32nd International Symposium on Computer Architecture (ISCA'05).
[3]
Jonathan M. Lees,et al.
Explosions and periodic tremor at Karymsky volcano, Kamchatka, Russia
,
2004
.
[4]
Mani Srivastava,et al.
Energy-aware wireless microsensor networks
,
2002,
IEEE Signal Process. Mag..
[5]
Gregory J. Pottie,et al.
Wireless integrated network sensors
,
2000,
Commun. ACM.
[6]
Gu-Yeon Wei,et al.
An Ultra Low Power System Architecture for Sensor Network Applications
,
2005,
ISCA 2005.
[7]
T. Melly,et al.
An ultralow-power UHF transceiver integrated in a standard digital CMOS process: architecture and receiver
,
2001
.