Simultaneous switching noise analysis and low-bounce buffer design

An accurate equation to estimate simultaneous switching noise (SSN) created by CMOS output buffers is proposed. This analytic equation includes the carrier velocity saturation effects of a short-channel MOS transistor. Simulation results show that the proposed closed-form equation estimates the SSN precisely and the error is below 10% as compared with HSPICE simulation results. Design procedures of a low-bounce tapered buffer which take SSN into consideration are also proposed. Several output buffer design examples are demonstrated to show the significant improvement of the low-bounce buffer design. A test chip of the output buffer is implemented to operate at 400 MHz and the measurement results match the design specifications.

[1]  S. R. Vemuru,et al.  Accurate simultaneous switching noise estimation including velocity-saturation effects , 1996 .

[2]  S. R. Vemuru.  Effects of simultaneous switching noise on the tapered buffer design , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[3]  J. L. Prince,et al.  Effect of CMOS driver loading conditions on simultaneous switching noise , 1994 .

[4]  Y. Yang.  Design Trade-Offs for the Last Stage of Unregulated, Long-Channel CMOS Off-Chip Driver with Simultaneous Swiching Noise and Switching Time Considerations , 1996 .

[5]  Eby G. Friedman,et al.  Design of tapered buffers with local interconnect capacitance , 1995, IEEE J. Solid State Circuits.

[6]  C. Prunty,et al.  Optimum tapered buffer , 1992 .

[7]  Mark Horowitz,et al.  High-speed electrical signaling: overview and limitations , 1998, IEEE Micro.

[8]  K. Lee,et al.  Design of CMOS tapered buffer for minimum power-delay product , 1994, IEEE J. Solid State Circuits.

[9]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[10]  A. Tuszynski,et al.  CMOS tapered buffer , 1990 .

[11]  J. L. Prince,et al.  Simultaneous switching ground noise calculation for packaged CMOS devices , 1991 .

[12]  Chiu-Sing Choy,et al.  A low power-noise output driver with an adaptive characteristic applicable to a wide range of loading conditions , 1997 .

[13]  J. L. Prince,et al.  Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noise , 1993 .