IEEE Technology Management Council

There are other non-idealities that have not been modeled here. The gain of the fully differential op amp is dependent on its voltage output. The sampling switches inject charge non-linearly as a function of the input voltage. Both of these non-idealities create harmonic distortion in the modulator output. These have been left out of the model because they do not strongly determine the integrator power. The effect of switch resistance on settling has not been modeled, but including it may show that more op amp power is needed to compensate for the modest increase in the settling time constant. Conclusions This paper demonstrates that a behavioral model, which models charge sharing, slewing, settling, and total thermal noise, can be used to optimize the power of a SC integrator employing a single stage, class A op amp. Information gained from such an optimization can be used to decide whether a different modulator architecture or more complex op amp is needed, or it can be used determine the number of quantizer levels needed in a multibit modulator. Once the power has been optimized, the designer can use the optimization result as a baseline to design the integrator with real devices, discovering where additional power may be needed to accommodate other non-idealities that were not addressed.

[1]  Adrian L. Leuciuc,et al.  On the effect of op-amp finite gain in delta-sigma modulators , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[2]  Cl.-A. Gobet,et al.  Noise analysis of switched capacitor networks , 1983 .

[3]  Andrea Baschirotto,et al.  Behavioral modeling of switched-capacitor sigma-delta modulators , 2003 .

[4]  Ángel Rodríguez-Vázquez,et al.  Reliable analysis of settling errors in SC integrators-application to the design of high-speed /spl Sigma//spl Delta/ modulators , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[5]  George Suárez,et al.  Behavioral Modeling Methods for Switched-Capacitor $\Sigma \Delta$ Modulators , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  G. Temes,et al.  Analog MOS Integrated Circuits for Signal Processing , 1986 .

[7]  J. H. Fischer Noise sources and calculation techniques for switched capacitor filters , 1982 .

[8]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .