Oscillation frequency in CML and ESCL ring oscillators

In this paper a model to accurately evaluate even in a pencil-and-paper manner the oscillation frequency of a ring oscillator made up by a CML or ESCL differential gate is proposed. The model allows us to simply estimate the oscillation frequency changes due both to the bias current change and to process tolerances. The model was validated by Spice simulations on both 6- and 20-GHz technologies for the CML ring oscillator, and on 0.8-/spl mu/m CMOS process for the ESCL ring oscillator. The estimated oscillation frequency agrees with the simulated one. Indeed, average errors lower than 10% were found.

[1]  Howard C. Luong,et al.  A 3-V 1.3-to-1.8-GHz CMOS voltage-controlled oscillator with 0.3-ps jitter , 1998 .

[2]  John McNeill,et al.  Jitter in ring oscillators , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[3]  John A. McNeill.  Jitter in ring oscillators , 1997 .

[4]  Massimo Alioto,et al.  CML and ECL: optimized design and comparison , 1999 .

[5]  Massimo Alioto,et al.  Highly accurate and simple models for CML and ECL gates , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  B. Razavi.  Monolithic phase-locked loops and clock recovery circuits : theory and design , 1996 .

[7]  A. Hajimiri,et al.  Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.

[8]  E. Friedman,et al.  Ramp Input Response of RC Tree Networks , 1996, Proceedings Ninth Annual IEEE International ASIC Conference and Exhibit.

[9]  Behzad Razavi,et al.  A study of oscillator jitter due to supply and substrate noise , 1999 .

[10]  Beomsup Kim,et al.  Analysis of timing jitter in CMOS ring oscillators , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[11]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .